{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,27]],"date-time":"2026-05-27T16:10:17Z","timestamp":1779898217637,"version":"3.53.1"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,3,25]]},"DOI":"10.1587\/elex.21.20240013","type":"journal-article","created":{"date-parts":[[2024,2,15]],"date-time":"2024-02-15T22:15:57Z","timestamp":1708035357000},"page":"20240013-20240013","source":"Crossref","is-referenced-by-count":4,"title":["Design and implementation of IDELAY-RO PUF in Xilinx ZYNQ PSoCs"],"prefix":"10.1587","volume":"21","author":[{"given":"Zhen","family":"Mao","sequence":"first","affiliation":[{"name":"School of Cyber Science and Engineering, Southeast University"},{"name":"China Electronics Technology Group Corporation No.58 Research Institute"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Bing","family":"Li","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Engineering, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Linning","family":"Peng","sequence":"additional","affiliation":[{"name":"School of Cyber Science and Engineering, Southeast University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuanzhong","family":"Li","sequence":"additional","affiliation":[{"name":"China Electronics Technology Group Corporation No.58 Research Institute"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Trimberger and J. Moore: \u201cFPGA security: from features to capabilities to trusted systems,\u201d Proc. 51st Annual Design Automation Conference (DAC\u201914) (2014) 1 (DOI: 10.1145\/2593069.2602555).","DOI":"10.1145\/2593069.2602555"},{"key":"2","unstructured":"[2] M. Ender, <i>et al<\/i>.: \u201cThe unpatchable silicon: a full break of the bitstream encryption of Xilinx 7-series FPGAs,\u201d (2021) (DOI: 10.48550\/arXiv.2105.13756)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N.N. Anandakumar, <i>et al<\/i>.: \u201cFPGA-based physical unclonable functions: a comprehensive overview of theory and architectures,\u201d Integration <b>81<\/b> (2021) 175 (DOI: 10.1016\/j.vlsi.2021.06.001).","DOI":"10.1016\/j.vlsi.2021.06.001"},{"key":"4","unstructured":"[4] J.W. Lee, <i>et al<\/i>.: \u201cA technique to build a secret key in integrated circuits for identification and authentication applications,\u201d Dig. Tech. Papers (2004) 176 (DOI: 10.1109\/VLSIC.2004.1344203)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] D.P. Sahoo, <i>et al<\/i>.: \u201cA multiplexer-based arbiter PUF composition with enhanced reliability and security,\u201d IEEE Trans. Comput. <b>67<\/b> (2018) 403 (DOI: 10.1109\/TC.2017.2749226).","DOI":"10.1109\/TC.2017.2749226"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Gu, <i>et al<\/i>.: \u201cA flip-flop based arbiter physical unclonable function (APUF) design with high entropy and uniqueness for FPGA implementation,\u201d IEEE Trans. Emerg. Topics Comput. <b>9<\/b> (2021) 1853 (DOI: 10.1109\/TETC.2019.2935465).","DOI":"10.1109\/TETC.2019.2935465"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] O. G\u00fcnl\u00fcet, <i>et al<\/i>.: \u201cSecure and reliable key agreement with physical unclonable functions,\u201d Entropy <b>20<\/b> (2018) 340 (DOI: 10.3390\/e20050340).","DOI":"10.3390\/e20050340"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M.C. Mart\u00ednez-Rodr\u00edguez, <i>et al<\/i>.: \u201cEfficient RO-PUF for generation of identifiers and keys in resource-constrained embedded systems,\u201d Cryptography <b>6<\/b> (2022) 51 (DOI: 10.3390\/cryptography6040051).","DOI":"10.3390\/cryptography6040051"},{"key":"9","unstructured":"[9] M. van Dijk, <i>et al<\/i>.: \u201cSilicon physical random functions,\u201d Proc. 9th ACM Computer and Communications Security Conference (CCS) (2002) 148 (DOI: 10.1145\/586110.586132)"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] N.N. Anandakumar, <i>et al<\/i>.: \u201cDesign and analysis of FPGA-based PUFs with enhanced performance for hardware-oriented security,\u201d ACM Journal on Emerging Technologies in Computing Systems (JETC) <b>18<\/b> (2022) 1 (DOI: 10.1145\/3517813).","DOI":"10.1145\/3517813"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Tanamoto, <i>et al<\/i>.: \u201cPhysically unclonable function using an initial waveform of ring oscillators,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 827 (DOI: 10.1109\/TCSII.2016.2602828).","DOI":"10.1109\/TCSII.2016.2602828"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Bossuet, <i>et al<\/i>.: \u201cA PUF based on a transient effect ring oscillator and insensitive to locking phenomenon,\u201d IEEE Trans. Emerg. Topics Comput. <b>2<\/b> (2013) 30 (DOI: 10.1109\/TETC.2013.2287182).","DOI":"10.1109\/TETC.2013.2287182"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Marchand, <i>et al<\/i>.: \u201cImplementation and characterization of a physical unclonable function for IoT: A case study with the TERO-PUF,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>37<\/b> (2018) 97 (DOI: 10.1109\/TCAD.2017.2702607).","DOI":"10.1109\/TCAD.2017.2702607"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Shimizu, <i>et al<\/i>.: \u201cGlitch PUF: extracting information from usually unwanted glitches,\u201d IEICE Trans. Fundamentals <b>E95-A<\/b> (2012) 223 (DOI: 10.1587\/transfun.E95.A.223).","DOI":"10.1587\/transfun.E95.A.223"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] L. Ni, <i>et al<\/i>.: \u201cA reliable multi-information entropy glitch PUF using schmitt trigger sampling method for IoT security,\u201d 2021 IEEE 14th International Conference on ASIC (ASICON) (2021) 1 (DOI: 10.1109\/ASICON52560.2021.9620406).","DOI":"10.1109\/ASICON52560.2021.9620406"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Suzuki and K. Shimizu: \u201cThe glitch PUF: a new delay-PUF architecture exploiting glitch shapes,\u201d Proc. CHES 2010: 12th International Workshop <b>12<\/b> (2010) 366 (DOI: 10.1007\/978-3-642-15031-9_25).","DOI":"10.1007\/978-3-642-15031-9_25"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Majzoobi, <i>et al<\/i>.: \u201cTechniques for design and implementation of secure reconfigurable PUFs,\u201d ACM TRETS <b>2<\/b> (2009) 1 (DOI: 10.1145\/1502781.1502786).","DOI":"10.1145\/1502781.1502786"},{"key":"18","unstructured":"[18] J. Wang, <i>et al<\/i>.: \u201cAn ultra-low overhead LUT-based PUF for FPGA,\u201d 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST) (2017) (DOI: 10.1109\/AsianHOST.2016.7835554)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J.H. Anderson: \u201cA PUF design for secure FPGA-based embedded systems,\u201d ASP-DAC (2010) 1 (DOI: 10.1109\/ASPDAC.2010.5419927).","DOI":"10.1109\/ASPDAC.2010.5419927"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M.A. Usmani, <i>et al<\/i>.: \u201cEfficient PUF-based key generation in FPGAs using per-device configuration,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 364 (DOI: 10.1109\/TVLSI.2018.2877438).","DOI":"10.1109\/TVLSI.2018.2877438"},{"key":"21","unstructured":"[21] \u201cVivado Design Suite User Guide: Advanced ChipSync Applications (XAPP707)\u201d (2006) 34."},{"key":"22","unstructured":"[22] \u201cVivado Design Suite: 7 Series FPGAs SelectIO Resources User Guide (UG471)\u201d (2018) 116."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B. Habib, <i>et al<\/i>.: \u201cFPGA PUF based on programmable LUT delays,\u201d 2013 Euromicro Conference on Digital System Design (2013) 697 (DOI: 10.1109\/DMSD.2013.34).","DOI":"10.1109\/DSD.2013.79"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Z. Huang, <i>et al<\/i>.: \u201cDesign guidelines and feedback structure of ring oscillator PUF for performance improvement,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>43<\/b> (2024) 71 (DOI: 10.1109\/TCAD.2023.3301386).","DOI":"10.1109\/TCAD.2023.3301386"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M. Majzoobi, <i>et al<\/i>.: \u201cFPGA PUF using programmable delay lines,\u201d 2010 IEEE International Workshop on Information Forensics and Security (2010) 1 (DOI: 10.1109\/WIFS.2010.5711471).","DOI":"10.1109\/WIFS.2010.5711471"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] N.N. Anandakumar, <i>et al<\/i>.: \u201cCompact implementations of FPGA-based PUFs with enhanced performance,\u201d VLSID (2017) 161 (DOI: 10.1109\/VLSID.2017.7).","DOI":"10.1109\/VLSID.2017.7"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] R. Della Sala, <i>et al<\/i>.: \u201cA novel ultra-compact FPGA PUF: the DD-PUF,\u201d Cryptography <b>5<\/b> (2021) 23 (DOI: 10.3390\/cryptography5030023).","DOI":"10.3390\/cryptography5030023"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] C.-E. Yin an G. Qu: \u201cImproving PUF security with the regression-based distiller,\u201d Proc. 50th Annual Design Automation Conference on-DAC\u201913 (2013) (DOI: 10.1145\/2463209.2488960).","DOI":"10.1145\/2463209.2488960"},{"key":"29","unstructured":"[29] M.-D. Yu, <i>et al<\/i>.: \u201cPerformance metrics and empirical results of a PUF cryptographic key generation ASIC,\u201d 2012 IEEE International Symposium on Hardware-Oriented Security and Trust (2012) 108 (DOI: 10.1109\/HST.2012.6224329)."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] J. Zhang, <i>et al<\/i>.: \u201cFrequency offset-based ring oscillator physical unclonable function,\u201d IEEE Trans. Multi-Scale Comput. Syst. <b>4<\/b> (2018) 711 (DOI: 10.1109\/tmscs.2018.2877737).","DOI":"10.1109\/TMSCS.2018.2877737"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Y. Hu, <i>et al<\/i>.: \u201cCompact PUF design with systematic biases mitigation on Xilinx FPGAs,\u201d IEEE Access <b>10<\/b> (2022) 22288 (DOI: 10.1109\/access.2022.3151966).","DOI":"10.1109\/ACCESS.2022.3151966"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] W. Yan, <i>et al<\/i>.: \u201cPhase calibrated ring oscillator PUF design and implementation on FPGAs,\u201d 2017 27th International Conference on Field Programmable Logic and Applications (FPL) (2017) (DOI: 10.23919\/fpl.2017.8056859).","DOI":"10.23919\/FPL.2017.8056859"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/6\/21_21.20240013\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,5,13]],"date-time":"2024-05-13T04:51:01Z","timestamp":1715575861000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/6\/21_21.20240013\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,3,25]]},"references-count":32,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240013","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,3,25]]},"article-number":"21.20240013"}}