{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T08:24:31Z","timestamp":1768033471725,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,4,10]]},"DOI":"10.1587\/elex.21.20240038","type":"journal-article","created":{"date-parts":[[2024,3,7]],"date-time":"2024-03-07T22:12:01Z","timestamp":1709849521000},"page":"20240038-20240038","source":"Crossref","is-referenced-by-count":2,"title":["A 3.3V 14-bit 125MS\/s pipeline ADC with hybrid 1.8V\/3.3V MOSFET technique in 0.18\u00b5m CMOS"],"prefix":"10.1587","volume":"21","author":[{"given":"Xiaodan","family":"Zhou","sequence":"first","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China"},{"name":"GigaChip Technology Company Limited"}]},{"given":"Weipeng","family":"He","sequence":"additional","affiliation":[{"name":"Institute of Integrated Circuits and Systems, University of Electronic Science and Technology of China"}]},{"given":"Dongbing","family":"Fu","sequence":"additional","affiliation":[{"name":"GigaChip Technology Company Limited"}]},{"given":"Jianan","family":"Wang","sequence":"additional","affiliation":[{"name":"GigaChip Technology Company Limited"}]},{"given":"Guangbing","family":"Chen","sequence":"additional","affiliation":[{"name":"GigaChip Technology Company Limited"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Sehgal, <i>et al<\/i>.: \u201cA 13-mW 64-dB SNDR 280-MS\/s pipelined ADC using linearized integrating amplifiers,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1878 (DOI: 10.1109\/JSSC.2018.2815654).","DOI":"10.1109\/JSSC.2018.2815654"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Park, <i>et al<\/i>.: \u201cAn 11-b 100-MS\/s fully dynamic pipelined ADC using a high-linearity dynamic amplifier,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 2468 (DOI: 10.1109\/JSSC.2020.2987684).","DOI":"10.1109\/JSSC.2020.2987684"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T.B. Cho and P.R. Gray: \u201cA 10b, 20Msample\/s, 35mW pipeline A\/D converter,\u201d IEEE J. Solid-State Circuits <b>30<\/b> (1995) 166 (DOI: 10.1109\/4.364429).","DOI":"10.1109\/4.364429"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S.H. Lewis: \u201cOptimizing the stage resolution in pipelined, multistage, analog-to-digital converters for video-rate applications,\u201d IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process. <b>39<\/b> (1992) 516 (DOI: 10.1109\/82.168943).","DOI":"10.1109\/82.168943"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Lagos, <i>et al<\/i>.: \u201cA 1-GS\/s, 12-b, single-channel pipelined ADC with dead-zone-degenerated ring amplifiers,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2018) 646 (DOI: 10.1109\/JSSC.2018.2889680).","DOI":"10.1109\/JSSC.2018.2889680"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] S. Devarajan, <i>et al<\/i>.: \u201c16.7 A 12b 10GS\/s interleaved pipeline ADC in 28nm CMOS technology,\u201d ISSCC Dig. Tech. Papers (2017) 288 (DOI: 10.1109\/ISSCC.2017.7870374).","DOI":"10.1109\/ISSCC.2017.7870374"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A.M.A. Ali, <i>et al<\/i>.: \u201cA 14bit 1GS\/s RF sampling pipelined ADC with background calibration,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2857 (DOI: 10.1109\/JSSC.2014.2361339).","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Sun, <i>et al<\/i>.: \u201cBackground calibration for bit weights in pipelined ADCs using adaptive dither windows,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 1783 (DOI: 10.1109\/TCSII.2020.3038919).","DOI":"10.1109\/TCSII.2020.3038919"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Chen, <i>et al<\/i>.: \u201cA 14bit 500MS\/s 85.62dBc SFDR 66.29dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40nm CMOS,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210171 (DOI: 10.1587\/elex.18.20210171).","DOI":"10.1587\/elex.18.20210171"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X. Peng, <i>et al<\/i>.: \u201cA low-power low-cost on-chip digital background calibration for pipelined ADCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 2568 (DOI: 10.1109\/TVLSI.2019.2923704).","DOI":"10.1109\/TVLSI.2019.2923704"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] I. Mehr and L. Singer: \u201cA 55-mW, 10-bit, 40-Msample\/s Nyquist-rate CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 318 (DOI: 10.1109\/4.826813).","DOI":"10.1109\/4.826813"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] X.Y. Wang, <i>et al<\/i>.: \u201cA 12-bit 20-Msample\/s pipelined analog-to-digital converter with nested digital background calibration,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 1799 (DOI: 10.1109\/JSSC.2004.835826).","DOI":"10.1109\/JSSC.2004.835826"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S.H. Lewis and P.R. Gray: \u201cA pipelined 5-Msample\/s 9-bit analog-to-digital converter,\u201d IEEE J. Solid-State Circuits <b>22<\/b> (1987) 954 (DOI: 10.1109\/JSSC.1987.1052843).","DOI":"10.1109\/JSSC.1987.1052843"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Abo and P.R. Gray: \u201cA 1.5-V, 10-bit, 14.3-MS\/s CMOS pipeline analog-to-digital converter,\u201d IEEE J. Solid-State Circuits <b>34<\/b> (1999) 599 (DOI: 10.1109\/4.760369).","DOI":"10.1109\/4.760369"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Liang, <i>et al<\/i>.: \u201cA 9.1ENOB 200MS\/s asynchronous SAR ADC with hybrid single-ended\/differential DAC in 55-nm CMOS for image sensing signals,\u201d IEEE Sensors J. <b>18<\/b> (2018) 7130 (DOI: 10.1109\/JSEN.2018.2856103).","DOI":"10.1109\/JSEN.2018.2856103"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Brunsilius, <i>et al<\/i>.: \u201cA. Barlow, A 16b 80MS\/s 100mW 77.6dB SNR CMOS pipeline ADC,\u201d ISSCC Dig. Tech. Papers (2011) 186 (DOI: 10.1109\/ISSCC.2011.5746275).","DOI":"10.1109\/ISSCC.2011.5746275"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] W. Yang, <i>et al<\/i>.: \u201cA 3-V 340-mW 14-b 75-Msample\/s CMOS ADC with 85-dB SFDR at Nyquist input,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 1931 (DOI: 10.1109\/4.972143).","DOI":"10.1109\/4.972143"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] B.D. Sahoo and B. Razavi: \u201cA 12-bit 200-MHz CMOS ADC,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2366 (DOI: 10.1109\/JSSC.2009.2024809).","DOI":"10.1109\/JSSC.2009.2024809"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] B. Ahuja: \u201cAn improved frequency compensation technique for CMOS operational amplifier,\u201d IEEE J. Solid-State Circuits <b>18<\/b> (1983) 629 (DOI: 10.1109\/JSSC.1983.1052012).","DOI":"10.1109\/JSSC.1983.1052012"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Bult and G. Geelen: \u201cA fast-settling CMOS op amp for SC circuits with 90-dB DC gain,\u201d IEEE J. Solid-State Circuits <b>25<\/b> (1990) 1379 (DOI: 10.1109\/4.62165).","DOI":"10.1109\/4.62165"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T.N. Andersen, <i>et al<\/i>.: \u201cA cost-efficient high-speed 12-bit pipeline ADC in 0.18-\u00b5\/m digital CMOS,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 1506 (DOI: 10.1109\/JSSC.2005.847519).","DOI":"10.1109\/JSSC.2005.847519"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Devarajan, <i>et al<\/i>.: \u201cA 16-bit, 125MS\/s, 385mW, 78.7dB SNR CMOS pipeline ADC,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3305 (DOI: 10.1109\/JSSC.2009.2032636).","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B.-G. Lee, <i>et al<\/i>.: \u201cA 14-b 100-MS\/s pipelined ADC with a merged SHA and first MDAC,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2613 (DOI: 10.1109\/JSSC.2008.2006309).","DOI":"10.1109\/JSSC.2008.2006309"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Lewis, <i>et al<\/i>.: \u201cA 10-b 20-Msample\/s analog-to-digital converter,\u201d IEEE J. Solid-State Circuits <b>27<\/b> (1992) 351 (DOI: 10.1109\/4.121557).","DOI":"10.1109\/4.121557"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Ali, <i>et al<\/i>.: \u201cA 14-bit 125MS\/s IF\/RF sampling pipelined ADC with 100dB SFDR and 50fs jitter,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1846 (DOI: 10.1109\/JSSC.2006.875291).","DOI":"10.1109\/JSSC.2006.875291"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] R.K. Siddharth, <i>et al<\/i>.: \u201cA 1-V, 3-GHz strong-arm latch voltage comparator for high speed applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2020) 2918 (DOI: 10.1109\/TCSII.2020.2993064).","DOI":"10.1109\/TCSII.2020.2993064"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Abbas, <i>et al<\/i>.: \u201cClocked comparator for high-speed applications in 65nm technology,\u201d IEEE Asian Solid-State Circuits Conference (2010) 1 (DOI: 10.1109\/ASSCC.2010.5716609).","DOI":"10.1109\/ASSCC.2010.5716609"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Chu, <i>et al<\/i>.: \u201cA 10-bit 200-MS\/s zero-crossing-based pipeline ADC in 0.13-\u00b5m CMOS technology,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 2671 (DOI: 10.1109\/TVLSI.2014.2371453).","DOI":"10.1109\/TVLSI.2014.2371453"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M.L. Liu, <i>et al<\/i>.: \u201cA 12-bit 200MS\/s pipeline ADC with 91mW power and 66dB SNDR,\u201d Microelectronics Journal <b>63<\/b> (2017) 104 (DOI: 10.1016\/j.mejo.2017.03.006).","DOI":"10.1016\/j.mejo.2017.03.006"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Z.K. Zhou, <i>et al<\/i>.: \u201cA 12bit 120MS\/s SHA-less pipeline ADC with capacitor mismatch error calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180481 (DOI: 10.1587\/elex.18.20180481).","DOI":"10.1587\/elex.15.20180481"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/7\/21_21.20240038\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,4,13]],"date-time":"2024-04-13T03:31:37Z","timestamp":1712979097000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/7\/21_21.20240038\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,4,10]]},"references-count":30,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240038","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,4,10]]},"article-number":"21.20240038"}}