{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:14:50Z","timestamp":1718496890129},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,6,10]]},"DOI":"10.1587\/elex.21.20240107","type":"journal-article","created":{"date-parts":[[2024,4,24]],"date-time":"2024-04-24T22:14:36Z","timestamp":1713996876000},"page":"20240107-20240107","source":"Crossref","is-referenced-by-count":0,"title":["Structural analysis attack on asynchronous obfuscated circuits"],"prefix":"10.1587","volume":"21","author":[{"given":"Zihe","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongliang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] CH. Chang and L. Zhang: \u201cA blind dynamic fingerprinting technique for sequential circuit intellectual property protection,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>33<\/b> (2013) 76 (DOI: 10.1109\/TCAD.2013.2282282).","DOI":"10.1109\/TCAD.2013.2282282"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. Kirovski and M. Potkonjak: \u201cLocal watermarks: methodology and application to behavioral synthesis,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>22<\/b> (2003) 1277 (DOI: 10.1109\/TCAD.2003.816208).","DOI":"10.1109\/TCAD.2003.816208"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] B.K. Natarajan and V. Senniappan: \u201cLogic obfuscation technique using configurable gate diffusion input for improved hardware security,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180802 (DOI: 10.1587\/elex.15.20180802).","DOI":"10.1587\/elex.15.20180802"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A.E. Caldwell, <i>et al<\/i>.: \u201cEffective iteractive techniques for fingerprinting design IP,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>23<\/b> (2004) 208 (DOI: 10.1109\/tcad.2003.822126).","DOI":"10.1109\/TCAD.2003.822126"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Chakraborty, <i>et al<\/i>.: \u201cKeynote: a disquisition on logic locking,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>39<\/b> (2020) 1952 (DOI: 10.1109\/tcad.2019.2944586).","DOI":"10.1109\/TCAD.2019.2944586"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] K.Z. Azar, <i>et al<\/i>.: \u201cData flow obfuscation: a new paradigm for obfuscating circuits,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 643 (DOI: 10.1109\/TVLSI.2021.3060345).","DOI":"10.1109\/TVLSI.2021.3060345"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] J. Sweeney, <i>et al<\/i>.: \u201cLatch-based logic locking,\u201d IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2020) 132 (DOI: 10.1109\/HOST45689.2020.9300256).","DOI":"10.1109\/HOST45689.2020.9300256"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Xie and A. Srivastava: \u201cDelay locking: security enhancement of logic locking against IC counterfeiting and overproduction,\u201d ACM\/EDAC\/IEEE Design Automation Conference (DAC) (2017) 1 (DOI: 10.1145\/3061639.3062226).","DOI":"10.1145\/3061639.3062226"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] G.L. Zhang, <i>et al<\/i>.: \u201cTimingCamouflage: improving circuit security against counterfeiting by unconventional timing,\u201d Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2018) 91 (DOI: 10.23919\/DATE.2018.8341985).","DOI":"10.23919\/DATE.2018.8341985"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G.L. Zhang, <i>et al<\/i>.: \u201cTimingCamouflage+: netlist security enhancement with unconventional timing,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>39<\/b> (2020) 4482 (DOI: 10.1109\/TCAD.2020.2974338).","DOI":"10.1109\/TCAD.2020.2974338"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Alam, <i>et al.: <\/i> \u201cTOIC: timing obfuscated integrated circuits,\u201d Great Lakes Symposium on VLSI (GLSVLSI) (2019) 105 (DOI: 10.1145\/3299874.3318001).","DOI":"10.1145\/3299874.3318001"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M.S. Rahman, <i>et al.<\/i>: \u201cO\u2019clock: lock the clock via clock-gating for SoC IP protection,\u201d ACM\/EDAC\/IEEE Design Automation Conference (DAC) (2022) 775 (DOI: 10.1145\/3489517.3530542).","DOI":"10.1145\/3489517.3530542"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] R.S. Chakraborty and S. Bhunia: \u201cHARPOON: an obfuscation-based SoC design methodology for hardware protection,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>28<\/b> (2009) 1493 (DOI: 10.1109\/TCAD.2009.2028166).","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] R. Karmakar, <i>et al.<\/i>: \u201cEfficient key-gate placement and dynamic scan obfuscation towards robust logic encryption,\u201d IEEE Trans. Emerg. Topics in Comput. <b>9<\/b> (2019) 2109 (DOI: 10.1109\/TETC.2019.2963094).","DOI":"10.1109\/TETC.2019.2963094"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Xie and A. Srivastava: \u201cAnti-SAT: mitigating SAT attack on logic locking,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>38<\/b> (2019) 199 (DOI: 10.1109\/tcad.2018.2801220).","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] F.F. Yang, <i>et al<\/i>.: \u201cStripped functionality logic locking with hamming distance-based restore unit (SFLL-hd) - unlocked,\u201d IEEE Trans. Inf. Forensics Security <b>14<\/b> (2019) 2778 (DOI: 10.1109\/tifs.2019.2904838).","DOI":"10.1109\/TIFS.2019.2904838"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Liang, <i>et al<\/i>.: \u201cSILL: preventing structural attack for logic locking,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20220512 (DOI: 10.1587\/elex.19.20220512).","DOI":"10.1587\/elex.19.20220512"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H.Y. Chiang, <i>et al<\/i>.: \u201cLOOPLock: logic optimization-based cyclic logic locking,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>39<\/b> (2019) 2178 (DOI: 10.1109\/TCAD.2019.2960351).","DOI":"10.1109\/TCAD.2019.2960351"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] P. Subramanyan, <i>et al<\/i>.: \u201cEvaluating the security of logic encryption algorithms,\u201d IEEE International Symposium on Hardware Oriented Security and Trust (HOST) (2015) 137 (DOI: 10.1109\/HST.2015.7140252).","DOI":"10.1109\/HST.2015.7140252"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M.E. Massad, <i>et al<\/i>.: \u201cReverse engineering camouflaged sequential circuits without scan access,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2017) 33 (DOI: 10.1109\/ICCAD.2017.8203757).","DOI":"10.1109\/ICCAD.2017.8203757"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Yasin, <i>et al<\/i>.: \u201cRemoval attacks on logic locking and camouflaging techniques,\u201d IEEE Trans. Emerg. Topics Comput. <b>8<\/b> (TETC) (2017) 517 (DOI: 10.1109\/TETC.2017.2740364).","DOI":"10.1109\/TETC.2017.2740364"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H. Zhou, <i>et al<\/i>.: \u201cCycSAT: SAT-based attack on cyclic logic encryption,\u201d IEEE\/ACM International Conference on Computer-Aided Design (ICCAD) (2017) 49 (DOI: 10.1109\/ICCAD.2017.8203759).","DOI":"10.1109\/ICCAD.2017.8203759"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D. Sirone and P. Subramanyan: \u201cFunctional analysis attacks on logic locking,\u201d IEEE Trans. Inf. Forensics Security <b>15<\/b> (2020) 2514 (DOI: 10.1109\/tifs.2020.2968183).","DOI":"10.1109\/TIFS.2020.2968183"},{"key":"24","unstructured":"[24] S. Roshanisefat, <i>et al.<\/i>: \u201cRANE: an open-source formal de-obfuscation attack for reverse engineering of logic encrypted circuits,\u201d Great Lakes Symposium on VLSI (GLSVLSI) (2021) 221 (DOI: 10.1145\/3453688.3461760)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] N. Limaye, <i>et al.<\/i>: \u201cValkyrie: vulnerability assessment tool and attack for provably-secure logic locking techniques,\u201d IEEE Trans. Inf. Forensics Security <b>17<\/b> (2022) 744 (DOI: 10.1109\/tifs.2022.3149147).","DOI":"10.1109\/TIFS.2022.3149147"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] L. Alrahis, <i>et al.<\/i>: \u201cOMLA: an oracle-less machine learning-based attack on logic locking,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2021) 1602 (DOI: 10.1109\/TCSII.2021.3113035).","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S.M. Nowick and M. Singh: \u201cAsynchronous design--part 1: overview and recent advances,\u201d IEEE Des. Test <b>32<\/b> (2015) 5 (DOI: 10.1109\/MDAT.2015.2413759).","DOI":"10.1109\/MDAT.2015.2413759"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Cortadella, <i>et al.<\/i>: \u201cDesynchronization: synthesis of asynchronous circuits from synchronous specifications,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>25<\/b> (2006) 1904 (DOI: 10.1109\/TCAD.2005.860958).","DOI":"10.1109\/TCAD.2005.860958"},{"key":"29","unstructured":"[29] A. Moreno and J. Cortadella: \u201cPetrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers,\u201d IEICE Trans. Inf. &amp; Syst. <b>E80-D<\/b> (1997) 315."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] A. Moreno, <i>et al.<\/i>: \u201cSynthesis from waveform transition graphs,\u201d IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2019) 60 (DOI: 10.1109\/ASYNC.2019.00017).","DOI":"10.1109\/ASYNC.2019.00017"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/11\/21_21.20240107\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,15]],"date-time":"2024-06-15T03:27:01Z","timestamp":1718422021000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/11\/21_21.20240107\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,10]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240107","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,10]]},"article-number":"21.20240107"}}