{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T09:20:20Z","timestamp":1768036820085,"version":"3.49.0"},"reference-count":35,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,6,25]]},"DOI":"10.1587\/elex.21.20240135","type":"journal-article","created":{"date-parts":[[2024,5,1]],"date-time":"2024-05-01T22:11:58Z","timestamp":1714601518000},"page":"20240135-20240135","source":"Crossref","is-referenced-by-count":3,"title":["A 10-bit 40MS\/s SAR ADC with a low-noise low-offset dynamic comparator and a high-linearity sampling switch"],"prefix":"10.1587","volume":"21","author":[{"given":"Yulei","family":"Wang","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dandan","family":"Zheng","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiubin","family":"Jiang","sequence":"additional","affiliation":[{"name":"Hangzhou Sec-Chip Technology Co., Ltd."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Chen, <i>et al<\/i>.: \u201cA 9b 100MS\/s 1.46mW SAR ADC in 65nm CMOS,\u201d IEEE Asian Solid-State Circuits Conference (2009) 145 (DOI: 10.1109\/ASSCC.2009.5357199).","DOI":"10.1109\/ASSCC.2009.5357199"},{"key":"2","unstructured":"[2] F. Kuttner: \u201cA 1.2V 10b 20MSample\/s non-binary successive approximation ADC in 0.13\u00b5m CMOS,\u201d 2002 IEEE International Solid-State Circuits Conference (2002) 176 (DOI: 10.1109\/ISSCC.2002.992993)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C.-C. Liu, <i>et al<\/i>.: \u201cA 10b 100MS\/s 1.13mW SAR ADC with binary-scaled error compensation,\u201d 2010 IEEE International Solid-State Circuits Conference (2010) 386 (DOI: 10.1109\/ISSCC.2010.5433970).","DOI":"10.1109\/ISSCC.2010.5433970"},{"key":"4","unstructured":"[4] C.-C. Liu, <i>et al<\/i>.: \u201cA 0.92mW 10-bit 50-MS\/s SAR ADC in 0.13\u00b5m CMOS process,\u201d 2009 Symposium on VLSI Circuits (2009) 236."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Son and Y.-C. Jang: \u201cA 10-bit 10-MS\/s single-ended asynchronous SAR ADC with CDAC boosting common-mode voltage and controlling input voltage range,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190597 (DOI: 10.1587\/elex.16.20190597).","DOI":"10.1587\/elex.16.20190597"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Xu and D. Zhao: \u201cA 10-bit 120MS\/s SAR ADC using tri-switch sampling and VCM-stable switching scheme in 40-nm CMOS,\u201d IEICE Electron. Express <b>20<\/b> (2023) 1349 (DOI: 10.1587\/elex.20.20230202).","DOI":"10.1587\/elex.20.20230202"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A.H. Chang, <i>et al<\/i>.: \u201cA 12b 50MS\/s 2.1mW SAR ADC with redundancy and digital background calibration,\u201d ESSCIRC (2013) 20230202 (DOI: 10.1109\/ESSCIRC.2013.6649084).","DOI":"10.1109\/ESSCIRC.2013.6649084"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M.R. Asgari and O. Hashemipour: \u201cBody effect compensation of analog switches using variable voltage function,\u201d IEICE Electron. Express <b>8<\/b> (2011) 189 (DOI: 10.1587\/elex.8.189).","DOI":"10.1587\/elex.8.189"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Q. Liu, <i>et al<\/i>.: \u201cA 1-GS\/s 11-bit SAR-assisted pipeline ADC with 59-dB SNDR in 65-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 1164 (DOI: 10.1109\/TCSII.2018.2814581).","DOI":"10.1109\/TCSII.2018.2814581"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Liu, <i>et al<\/i>.: \u201cA 12-bit 10MS\/s SAR ADC with high linearity and energy-efficient switching,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1616 (DOI: 10.1109\/TCSI.2016.2581177).","DOI":"10.1109\/TCSI.2016.2581177"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] E. Swindlehurst, <i>et al<\/i>.: \u201cAn 8-bit 10-GHz 21-mW time-interleaved SAR ADC with grouped DAC capacitors and dual-path bootstrapped switch,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 2347 (DOI: 10.1109\/JSSC.2021.3057372).","DOI":"10.1109\/JSSC.2021.3057372"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] O.A. Adeniran and A. Demosthenous: \u201cConstant-resistance CMOS input sampling switch for GSM\/WCDMA high dynamic range <i>\u0394\u03a3<\/i> modulators,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 3234 (DOI: 10.1109\/TCSI.2008.924883).","DOI":"10.1109\/TCSI.2008.924883"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] B. Razavi: \u201cThe StrongARM latch [a circuit for all seasons],\u201d IEEE Solid-State Circuits Mag. <b>7<\/b> (2015) 12 (DOI: 10.1109\/MSSC.2015.2418155).","DOI":"10.1109\/MSSC.2015.2418155"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Kobayashi, <i>et al<\/i>.: \u201cA current-mode latch sense amplifier and a static power saving input buffer for low-power architecture,\u201d Symposium on VLSI Circuits Dig. Tec. Papers (1992) 28 (DOI: 10.1109\/VLSIC.1992.229252).","DOI":"10.1109\/4.210039"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] D. Schinkel, <i>et al<\/i>.: \u201cA double-tail latch-type voltage sense amplifier with 18ps setup+hold time,\u201d 2007 IEEE International Solid-State Circuits Conference Dig. Tech. Papers (2007) 314 (DOI: 10.1109\/ISSCC.2007.373420).","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"16","unstructured":"[16] M. Miyahara, <i>et al<\/i>: \u201cA low-noise self-calibrating dynamic comparator for high-speed ADCs,\u201d 2008 IEEE Asian Solid-State Circuits Conference (2008) 269 (DOI: 10.1109\/ASSCC.2008.4708780)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Park and S. Raman: \u201cAnalysis and optimization of multisection capacitive DACs for mixed-signal processing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 679 (DOI: 10.1109\/TVLSI.2018.2888593).","DOI":"10.1109\/TVLSI.2018.2888593"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Shen, <i>et al<\/i>.: \u201cA 16-bit 16-MS\/s SAR ADC with on-chip calibration in 55-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1149 (DOI: 10.1109\/JSSC.2017.2784761).","DOI":"10.1109\/JSSC.2017.2784761"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.T. Ramkaj, <i>et al<\/i>.: \u201cA 1.25-GS\/s 7-b SAR ADC with 36.4-dB SNDR at 5GHz using switchbootstrapping, USPC DAC and triple-tail comparator in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1889 (DOI: 10.1109\/JSSC.2018.2822823).","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A.T. Ramkaj, <i>et al<\/i>.: \u201cA 5-GS\/s 158.6-mW 9.4-ENOB passive sampling time-interleaved three-stage pipelined-SAR ADC with analog-digital corrections in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>5<\/b> (2020) 1553 (DOI: 10.1109\/JSSC.2019.2960476).","DOI":"10.1109\/JSSC.2019.2960476"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] K. Krishna and N. Nambath: \u201cCascode cross-coupled stage high-speed dynamic comparator in 65nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>31<\/b> (2023) 1083 (DOI: 10.1109\/TVLSI.2023.3276000).","DOI":"10.1109\/TVLSI.2023.3276000"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H. Zhuang, <i>et al<\/i>.: \u201cVoltage comparator with 60% faster speed by using charge pump,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 2923 (DOI: 10.1109\/TCSII.2020.2983928).","DOI":"10.1109\/TCSII.2020.2983928"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A. Khorami and M. Sharifkhani: \u201cA low-power high-speed comparator for precise applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 2038 (DOI: 10.1109\/TVLSI.2018.2833037).","DOI":"10.1109\/TVLSI.2018.2833037"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Srivastava and N. Gupta: \u201cAnalysis and design of low voltage low power inverter based double tail comparator,\u201d 2017 International Conference on Innovations in Control, Communication and Information Systems (ICICCI) (2017) 1 (DOI: 10.1109\/ICICCIS.2017.8660927).","DOI":"10.1109\/ICICCIS.2017.8660927"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] X. Tang, <i>et al<\/i>.: \u201cAn energy-efficient comparator with dynamic floating inverter amplifier,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2019) 1011 (DOI: 10.1109\/JSSC.2019.2960485).","DOI":"10.1109\/JSSC.2019.2960485"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H.S. Bindra, <i>et al<\/i>.: \u201cA 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1902 (DOI: 10.1109\/JSSC.2018.2820147).","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Guo, <i>et al<\/i>.: \u201cA 10bit 40MS\/s SAR ADC in 0.18\u00b5m CMOS with redundancy compensation,\u201d 2017 IEEE 2nd Advanced Information Technology, Electronic and Automation Control Conference (IAEAC) (2017) 2536 (DOI: 10.1109\/IAEAC.2017.8054481).","DOI":"10.1109\/IAEAC.2017.8054481"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] G.-Y. Huang, <i>et al<\/i>.: \u201c10-bit 30-MS\/s SAR ADC using a switchback switching method,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 584 (DOI: 10.1109\/TVLSI.2012.2190117).","DOI":"10.1109\/TVLSI.2012.2190117"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] M. Liu, <i>et al<\/i>.: \u201c1- and 80-MS\/s SAR ADCs in 40-nm CMOS with end-to-end compilation,\u201d IEEE Solid-State Circuits Lett. <b>5<\/b> (2022) 292 (DOI: 10.1109\/LSSC.2022.3228911).","DOI":"10.1109\/LSSC.2022.3228911"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C.-C. Liu, <i>et al<\/i>.: \u201cA 10bit 320MS\/s low-cost SAR ADC for IEEE 802.11ac applications in 20nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2645 (DOI: 10.1109\/JSSC.2015.2466475).","DOI":"10.1109\/JSSC.2015.2466475"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] H.S. Bindra, <i>et al<\/i>.: \u201cA 1.2-V dynamic bias latch-type comparator in 65-nm CMOS with 0.4-mV input noise,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1902 (DOI: 10.1109\/JSSC.2018.2820147).","DOI":"10.1109\/JSSC.2018.2820147"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] Y. Wang, <i>et al<\/i>.: \u201cA low-power high-speed dynamic comparator with a transconductance-enhanced latching stage,\u201d IEEE Access <b>7<\/b> (2019) 93396 (DOI: 10.1109\/ACCESS.2019.2927514).","DOI":"10.1109\/ACCESS.2019.2927514"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] C. Qin and Z. Cai: \u201cBootstrapped complementary switches for high-precision sampling,\u201d 2023 IEEE International Symposium on Circuits and Systems (ISCAS) (2023) 1 (DOI: 10.1109\/ISCAS46773.2023.10182008).","DOI":"10.1109\/ISCAS46773.2023.10182008"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] E. Swindlehurst, <i>et al<\/i>.: \u201cAn 8-bit 10-GHz 21-mW time-interleaved SAR ADC with grouped DAC capacitors and dual-path bootstrapped switch,\u201d IEEE Solid-State Circuits Lett. <b>2<\/b> (2019) 83 (DOI: 10.1109\/LSSC.2019.2931440).","DOI":"10.1109\/LSSC.2019.2931440"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] C. Wei, <i>et al<\/i>.: \u201cBootstrapped switch with improved linearity based on a negative-voltage bootstrapped capacitor,\u201d IEICE Electron. Express <b>16<\/b> (2021) 20210062 (DOI: 10.1587\/elex.18.20210062).","DOI":"10.1587\/elex.18.20210062"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/12\/21_21.20240135\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,29]],"date-time":"2024-06-29T03:28:54Z","timestamp":1719631734000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/12\/21_21.20240135\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,25]]},"references-count":35,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240135","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,25]]},"article-number":"21.20240135"}}