{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:13:53Z","timestamp":1718496833359},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,6,10]]},"DOI":"10.1587\/elex.21.20240156","type":"journal-article","created":{"date-parts":[[2024,4,29]],"date-time":"2024-04-29T22:12:41Z","timestamp":1714428761000},"page":"20240156-20240156","source":"Crossref","is-referenced-by-count":0,"title":["A multimode SHA-3 accelerator based on RISC-V system"],"prefix":"10.1587","volume":"21","author":[{"given":"Huu-Thuan","family":"Huynh","sequence":"first","affiliation":[{"name":"University of Science, Vietnam National University Ho Chi Minh City"}]},{"given":"Tan-Phat","family":"Dang","sequence":"additional","affiliation":[{"name":"University of Science, Vietnam National University Ho Chi Minh City"}]},{"given":"Tuan-Kiet","family":"Tran","sequence":"additional","affiliation":[{"name":"University of Science, Vietnam National University Ho Chi Minh City"}]},{"given":"Trong-Thuc","family":"Hoang","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]},{"given":"Cong-Kha","family":"Pham","sequence":"additional","affiliation":[{"name":"University of Electro-Communications (UEC)"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Shin, <i>et al.<\/i>: \u201cA privacy-preserving authentication, authorization, and key agreement scheme for wireless sensor networks in 5G-integrated Internet of Things,\u201d IEEE Access <b>8<\/b> (2020) 67555 (DOI: 10.1109\/ACCESS.2020.2985719).","DOI":"10.1109\/ACCESS.2020.2985719"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Jiang, <i>et al.<\/i>: \u201cAn efficient anonymous batch authentication scheme based on HMAC for VANETs,\u201d IEEE Trans. Intell. Transp. Syst. <b>17<\/b> (2016) 2193 (DOI: 10.1109\/TITS.2016.2517603).","DOI":"10.1109\/TITS.2016.2517603"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Zhou, <i>et al.<\/i>: \u201cA lightweight cryptographic protocol with certificateless signature for the Internet of Things,\u201d ACM Trans. Embedded Comp. Syst. (TECS) <b>18<\/b> (2019) 1 (DOI: 10.1145\/3301306).","DOI":"10.1145\/3301306"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K.A. Nugroho, <i>et al.<\/i>: \u201cSHA-2 and SHA-3 based sequence randomization algorithm,\u201d Int. Conf. on Science and Tech.-Comp. (ICST) (2016) 150 (DOI: 10.1109\/ICSTC.2016.7877365).","DOI":"10.1109\/ICSTC.2016.7877365"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A.K. Sharma and S.K. Mittal: \u201cCryptography &amp; Network Security Hash Function Applications, Attacks and Advances: A Review,\u201d Int. Conf. on Inventive Syst. and Control (ICISC) (2019) 177 (DOI: 10.1109\/ICISC44355.2019.9036448).","DOI":"10.1109\/ICISC44355.2019.9036448"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. Wang, <i>et al.<\/i>: \u201cA survey on consensus mechanisms and mining strategy management in blockchain networks,\u201d IEEE Access <b>7<\/b> (2019) 22328 (DOI: 10.1109\/ACCESS.2019.2896108).","DOI":"10.1109\/ACCESS.2019.2896108"},{"key":"7","unstructured":"[7] Federal Information Processing Standards Publication: \u201cSHA-3 Standard: Permutation-Based Hash and Extendable-Output Functions,\u201d (2015) (DOI: 10.6028\/NIST.FIPS.202)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Stevens, <i>et al.<\/i>: \u201cThe first collision for full SHA-1,\u201d Annual Int. Crypto. Conf. Advances in Crypto. (CRYPTO) (2017) 570 (DOI: 10.1007\/978-3-319-63688-7_19).","DOI":"10.1007\/978-3-319-63688-7_19"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S.K. Sanadhya and P. Sarkar: \u201cNew collision attacks against up to 24-step SHA-2,\u201d Progress in Cryptology (INDOCRYPT) (2008) 91 (DOI: 10.1007\/978-3-540-89754-5_8).","DOI":"10.1007\/978-3-540-89754-5_8"},{"key":"10","unstructured":"[10] Federal Information Processing Standards Publication: \u201cSecure Hash Standard (SHS),\u201d (2015) (DOI: 10.6028\/NIST.FIPS.180-4)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Sundal and R. Chaves: \u201cEfficient FPGA implementation of the SHA-3 hash function,\u201d 2017 IEEE Comp. Society Annual Symp. VLSI (ISVLSI) (2017) 86 (DOI: 10.1109\/ISVLSI.2017.24).","DOI":"10.1109\/ISVLSI.2017.24"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] B. Jungk and M. St\u00f6ttinger: \u201cSerialized lightweight SHA-3 FPGA implementations,\u201d Microprocessors and Microsystems <b>71<\/b> (2019) 102857 (DOI: 10.1016\/j.micpro.2019.102857).","DOI":"10.1016\/j.micpro.2019.102857"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. El Moumni, <i>et al.<\/i>: \u201cHigh throughput implementation of SHA3 hash algorithm on field programmable gate array (FPGA),\u201d Microelec. J. <b>93<\/b> (2019) 104615 (DOI: 10.1016\/j.mejo.2019.104615).","DOI":"10.1016\/j.mejo.2019.104615"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Sideris, <i>et al.<\/i>: \u201cHardware acceleration design of the SHA-3 for high throughput and low area on FPGA,\u201d J. Crypto. Engi. (2023) 1 (DOI: 10.1007\/s13389-023-00334-0).","DOI":"10.1007\/s13389-023-00334-0"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Sideris, <i>et al.<\/i>: \u201cA novel hardware architecture for enhancing the Keccak hash function in FPGA devices,\u201d Info. <b>14<\/b> (2023) 475 (DOI: 10.3390\/info14090475).","DOI":"10.3390\/info14090475"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] M.M. Wong, <i>et al.<\/i>: \u201cA new high throughput and area efficient SHA-3 implementation,\u201d IEEE Int. Symp. on Circ. and Syst. (ISCAS) (2018) 1 (DOI: 10.1109\/ISCAS.2018.8351649).","DOI":"10.1109\/ISCAS.2018.8351649"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H. Mestiri, <i>et al.<\/i>: \u201cHigh throughput pipelined hardware implementation of the KECCAK hash function,\u201d Int. Symp. on Signal, Image, Video and Comm. (ISIVC) (2016) 282 (DOI: 10.1109\/ISIVC.2016.7894001).","DOI":"10.1109\/ISIVC.2016.7894001"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H.E. Michail, <i>et al.<\/i>: \u201cPipelined SHA-3 implementations on FPGA: architecture and performance analysis,\u201d Workshop Crypto. Secu. Comp. Syst. (2015) 13 (DOI: 10.1145\/2694805.2694808).","DOI":"10.1145\/2694805.2694808"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] F. Assad, <i>et al.<\/i>: \u201cHigh-performance FPGA implementation of the secure hash algorithm 3 for single and multi-message processing,\u201d Int. J. Elec. Comp. Engi. (IJECE) <b>12<\/b> (2022) 1324 (DOI: 10.11591\/ijece.v12i2.pp1324-1333).","DOI":"10.11591\/ijece.v12i2.pp1324-1333"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M.M. Sravani and S.A. Durai: \u201cOn efficiency enhancement of SHA-3 for FPGA-based multimodal biometric authentication,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 488 (DOI: 10.1109\/TVLSI.2022.3148275).","DOI":"10.1109\/TVLSI.2022.3148275"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] W. Wang, <i>et al.<\/i>: \u201cAn energy-efficient crypto-extension design for RISC-V,\u201d Microelec. J. <b>115<\/b> (2021) 105165 (DOI: 10.1016\/j.mejo.2021.105165).","DOI":"10.1016\/j.mejo.2021.105165"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Rao, <i>et al.<\/i>: \u201cDesign exploration of SHA-3 ASIP for IoT on a 32-bit RISC-V processor,\u201d IEICE Trans. Inf. &amp; Syst. <b>E101-D<\/b> (2018) 2698 (DOI: 10.1587\/transinf.2017ICP0019).","DOI":"10.1587\/transinf.2017ICP0019"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T.T. Hoang, <i>et al.<\/i>: \u201cQuick boot of trusted execution environment with hardware accelerators,\u201d IEEE Access <b>8<\/b> (2020) 74015 (DOI: 10.1109\/ACCESS.2020.2987617).","DOI":"10.1109\/ACCESS.2020.2987617"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] B. Peccerillo, <i>et al.<\/i>: \u201cA survey on hardware accelerators: taxonomy, trends, challenges, and perspectives,\u201d J. Syst. Arch. <b>129<\/b> (2022) 102561 (DOI: 10.1016\/j.sysarc.2022.102561).","DOI":"10.1016\/j.sysarc.2022.102561"},{"key":"25","unstructured":"[25] A. Ito: US Patent 4,829,460 (1989)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Dolmeta, <i>et al.<\/i>: \u201cComparative study of Keccak SHA-3 implementations, \u201cCrypto. <b>7<\/b> (2023) 60 (DOI: 10.3390\/cryptography7040060).","DOI":"10.3390\/cryptography7040060"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. El Moumni, <i>et al.<\/i>: \u201cHigh frequency implementation of cryptographic hash function Keccak-512 on FPGA devices,\u201d Int. J. Info. Comp. Secu. <b>10<\/b> (2018) (DOI: 10.1504\/IJICS.2018.095299).","DOI":"10.1504\/IJICS.2018.095299"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] A. Sideris, <i>et al.<\/i>: \u201cHigh throughput implementation of the Keccak hash function using the Nios-II processor,\u201d Tech. <b>8<\/b> (2020) 15 (DOI: 10.3390\/technologies8010015).","DOI":"10.3390\/technologies8010015"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A. Waterman, <i>et al.<\/i>: \u201cThe RISC-V instruction set manual, volume I: user-level ISA, version 2.0,\u201d EECS Department, Univ. of California, Berkeley (2014) http:\/\/www2.eecs.berkeley.edu\/Pubs\/TechRpts\/2014\/EECS-2014-54.html.","DOI":"10.21236\/ADA605735"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] A. Amid, <i>et al.<\/i>: \u201cChipyard: integrated design, simulation, and implementation framework for custom SoCs,\u201d IEEE Micro <b>40<\/b> (2020) 10 (DOI: 10.1109\/MM.2020.2996616).","DOI":"10.1109\/MM.2020.2996616"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/11\/21_21.20240156\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,15]],"date-time":"2024-06-15T03:26:57Z","timestamp":1718422017000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/11\/21_21.20240156\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,10]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240156","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,10]]},"article-number":"21.20240156"}}