{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,16]],"date-time":"2024-06-16T00:14:31Z","timestamp":1718496871921},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"11","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,6,10]]},"DOI":"10.1587\/elex.21.20240185","type":"journal-article","created":{"date-parts":[[2024,4,16]],"date-time":"2024-04-16T22:15:17Z","timestamp":1713305717000},"page":"20240185-20240185","source":"Crossref","is-referenced-by-count":0,"title":["Investigation of heat dissipation structure embedded in substrate of power chip based on grid-type thermal through silicon vias"],"prefix":"10.1587","volume":"21","author":[{"given":"Rui","family":"Hu","sequence":"first","affiliation":[{"name":"Dept. of Electronics, Guizhou University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linhong","family":"Lu","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Guizhou University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongchen","family":"Bai","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fashun","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kui","family":"Ma","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhao","family":"Ding","sequence":"additional","affiliation":[{"name":"Dept. of Electronics, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Zhang, <i>et al<\/i>.: \u201cAn analysis of power dissipation analysis and power dissipation optimization methods in digital chip layout design,\u201d 2019 IEEE 19th International Conference on Communication Technology (ICCT) (2019) 1468 (DOI: 10.1109\/icct46805.2019.8946994).","DOI":"10.1109\/ICCT46805.2019.8946994"},{"key":"2","unstructured":"[2] K. Shenai: \u201cPower semiconductor devices: design and manufacturing for improved field reliability (invited),\u201d Proc. Fourth IEEE International Caracas Conference on Devices, Circuits and Systems (2002) P024 (DOI: 10.1109\/iccdcs.2002.1004104)."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Mosayyebzadeh, <i>et al<\/i>.: \u201cThermal and power aware task mapping on 3D network on chip,\u201d Computers &amp; Electrical Engineering <b>51<\/b> (2016) 157 (DOI: 10.1016\/j.compeleceng.2015.12.001).","DOI":"10.1016\/j.compeleceng.2015.12.001"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A.V. Efanov, <i>et al<\/i>.: \u201cManufacturing quality control systems of power semiconductor devices and informative parameters of their reliability,\u201d Russian Electrical Engineering <b>90<\/b> (2019) 212 (DOI: 10.3103\/s1068371219030076).","DOI":"10.3103\/S1068371219030076"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Ren, <i>et al<\/i>.: \u201cHigh-reliability wireless packaging for high-temperature SiC power device sintered by novel organic-free nanomaterial,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>10<\/b> (2020) 1953 (DOI: 10.1109\/tcpmt.2020.3038430).","DOI":"10.1109\/TCPMT.2020.3038430"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Zhang, <i>et al<\/i>.: \u201cFailure analysis and reliability evaluation of silver-sintered die attachment for high-temperature applications,\u201d Microelectronics Reliability <b>94<\/b> (2019) 46 (DOI: 10.1016\/j.microrel.2019.02.002).","DOI":"10.1016\/j.microrel.2019.02.002"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Feng, <i>et al<\/i>.: \u201cConstructal design for disc-shaped heat exchanger with maximum thermal efficiency,\u201d International Journal of Heat and Mass Transfer <b>130<\/b> (2019) 740 (DOI: 10.1016\/j.ijheatmasstransfer.2018.11.003).","DOI":"10.1016\/j.ijheatmasstransfer.2018.11.003"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Li, <i>et al<\/i>.: \u201cNumerical investigation on the optimum thermal design of the shape and geometric parameters of microchannel heat exchangers with cavities,\u201d Micromachines <b>11<\/b> (2020) 721 (DOI: 10.3390\/mi11080721).","DOI":"10.3390\/mi11080721"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] E. van Erp, <i>et al<\/i>.: \u201cCo-designing electronics with microfluidics for more sustainable cooling,\u201d Nature <b>585<\/b> (2020) 211 (DOI: 10.1038\/s41586-020-2666-1).","DOI":"10.1038\/s41586-020-2666-1"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] C. Chen, <i>et al<\/i>.: \u201cA multi-objective study on the constructal design of non-uniform heat generating disc cooled by radial- and dendritic-pattern cooling channels,\u201d Science China Technological Sciences <b>64<\/b> (2021) 729 (DOI: 10.1007\/s11431-020-1697-7).","DOI":"10.1007\/s11431-020-1697-7"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] E. Martin, <i>et al<\/i>.: \u201cImpact of channels aspect ratio on the heat transfer in finned heat sinks with tip clearance,\u201d Micromachines <b>13<\/b> (2022) (DOI: 10.3390\/mi13040599).","DOI":"10.3390\/mi13040599"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Zhang, <i>et al<\/i>.: \u201cResearch on intelligent distribution of liquid flow rate in embedded channels for cooling 3D multi-core chips,\u201d Micromachines <b>13<\/b> (2022) 918 (DOI: 10.3390\/mi13060918).","DOI":"10.3390\/mi13060918"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S.E. Ghasem, <i>et al<\/i>.: \u201cExperimental evaluation of cooling performance of circular heat sinks for heat dissipation from electronic chips using nanofluid,\u201d Mechanics Research Communications <b>84<\/b> (2017) 85 (DOI: 10.1016\/j.mechrescom.2017.06.009).","DOI":"10.1016\/j.mechrescom.2017.06.009"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Li, <i>et al<\/i>.: \u201cThermal management of power electronics with liquid cooled metal foam heat sink,\u201d International Journal of Thermal Sciences <b>163<\/b> (2021) 106796 (DOI: 10.1016\/j.ijthermalsci.2020.106796).","DOI":"10.1016\/j.ijthermalsci.2020.106796"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y.T. Li, <i>et al<\/i>.: \u201cA review of thermo-hydraulic performance of metal foam and its application as heat sinks for electronics cooling,\u201d Journal of Electronic Packaging <b>143<\/b> (2021) 30801 (DOI: 10.1115\/1.4048861).","DOI":"10.1115\/1.4048861"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] G. Nan, <i>et al<\/i>.: \u201cConstructal design for the layout of multi-chip module based on thermal-flow-stress coupling calculation,\u201d Microelectronics Reliability <b>127<\/b> (2021) 114417 (DOI: 10.1016\/\/j.microrel.2021.114417).","DOI":"10.1016\/j.microrel.2021.114417"},{"key":"17","doi-asserted-by":"publisher","unstructured":"[17] Q. Zhu, <i>et al<\/i>.: \u201cFluid flow and heat transfer characteristics of microchannel heat sinks with different groove shapes,\u201d International Journal of Thermal Sciences <b>161<\/b> (2020) 106721 (DOI: 10.1016\/j.ijthermalsci.2020.106721)","DOI":"10.1016\/j.ijthermalsci.2020.106721"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H. Wang, <i>et al<\/i>.: \u201cA universal high-efficiency cooling structure for high-power integrated circuits,\u201d Applied Thermal Engineering <b>215<\/b> (2022) 118849 (DOI: 10.1016\/j.applthermaleng.2022.118849).","DOI":"10.1016\/j.applthermaleng.2022.118849"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] B. Shi, <i>et al<\/i>.: \u201cCo-design of micro-fluidic heat sink and thermal through-silicon-vias for cooling of three-dimensional integrated circuit,\u201d IET Circuits, Devices &amp; Systems <b>7<\/b> (2013) 223 (DOI: 10.1049\/iet-cds.2013.0026).","DOI":"10.1049\/iet-cds.2013.0026"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] O. Ghaffari, <i>et al<\/i>.: \u201cAn investigation into flow and heat transfer for a slot impinging synthetic jet,\u201d International Journal of Heat and Mass Transfer <b>100<\/b> (2016) 634 (DOI: 10.1016\/j.ijheatmasstransfer.2016.04.115).","DOI":"10.1016\/j.ijheatmasstransfer.2016.04.115"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J.H. Lau, <i>et al<\/i>.: \u201cThrough-silicon hole interposers for 3-D IC integration,\u201d IEEE Trans. Compon. Packag. Manufact. Technol. <b>4<\/b> (2017) 1407 (DOI: 10.1109\/tcpmt.2014.2339832).","DOI":"10.1109\/TCPMT.2014.2339832"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] N.M. Hossain, <i>et al<\/i>.: \u201cFailure analysis of the through silicon via in three-dimensional integrated circuit (3D-IC),\u201d 2018 IEEE International Symposium on Circuits and Systems (ISCAS) (2018) 1 (DOI: 10.1109\/iscas.2018.8351020).","DOI":"10.1109\/ISCAS.2018.8351020"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] H. Ni, <i>et al<\/i>.: \u201cReliability simulation and life prediction of TSV under a thermoelectric coupling field in a 3D integrated circuit,\u201d Journal of Electronic Materials <b>50<\/b> (2021) 3592 (DOI: 10.1007\/s11664-021-08866-z).","DOI":"10.1007\/s11664-021-08866-z"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Pan, <i>et al<\/i>.: \u201cEffects of dimension parameters and defect on TSV thermal behavior for 3D IC packaging,\u201d Microelectronics Reliability <b>70<\/b> (2017) 97 (DOI: 10.1016\/j.microrel.2017.02.001).","DOI":"10.1016\/j.microrel.2017.02.001"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] W.W. Shen and K.N. Chen: \u201cThree-dimensional integrated circuit (3D IC) key technology: through-silicon via (TSV),\u201d Nanoscale Research Letters <b>12<\/b> (2017) 56 (DOI: 10.1186\/s11671-017-1831-4).","DOI":"10.1186\/s11671-017-1831-4"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Agrawal, <i>et al<\/i>.: \u201cXylem: enhancing vertical thermal conduction in 3D processor-memory stacks,\u201d 2017 50th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2017) 546 (DOI: 10.1145\/3123939.3124547).","DOI":"10.1145\/3123939.3124547"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Alqahtani, <i>et al<\/i>.: \u201cSystem-level analysis of 3D ICs with thermal TSVs,\u201d ACM Journal on Emerging Technologies in Computing Systems <b>14<\/b> (2018) 1 (DOI: 10.1145\/3264736).","DOI":"10.1145\/3264736"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Zhao, <i>et al<\/i>.: \u201cTSV assignment of thermal and wirelength optimization for 3D-IC routing,\u201d 2018 28th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS) (2018) 155 (DOI: 10.1109\/patmos.2018.8464161).","DOI":"10.1109\/PATMOS.2018.8464161"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Z. Ren, <i>et al<\/i>.: \u201cThermal TSV optimization and hierarchical floorplanning for 3-D integrated circuits,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>10<\/b> (4) (2020) 599 (DOI: 10.1109\/tcpmt.2020.2970382).","DOI":"10.1109\/TCPMT.2020.2970382"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Shin, <i>et al<\/i>.: \u201cThermal assessment of copper through silicon via in 3D IC,\u201d Microelectronic Engineering <b>156<\/b> (2016) 2 (DOI: 10.1016\/j.mee.2016.03.018).","DOI":"10.1016\/j.mee.2016.03.018"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/11\/21_21.20240185\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,15]],"date-time":"2024-06-15T03:27:11Z","timestamp":1718422031000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/11\/21_21.20240185\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,6,10]]},"references-count":30,"journal-issue":{"issue":"11","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240185","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,6,10]]},"article-number":"21.20240185"}}