{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,13]],"date-time":"2024-07-13T04:10:28Z","timestamp":1720843828472},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"13","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,7,10]]},"DOI":"10.1587\/elex.21.20240245","type":"journal-article","created":{"date-parts":[[2024,5,27]],"date-time":"2024-05-27T22:17:08Z","timestamp":1716848228000},"page":"20240245-20240245","source":"Crossref","is-referenced-by-count":0,"title":["A machine learning resistant PUF circuit adjustment method based on strict avalanche criterion"],"prefix":"10.1587","volume":"21","author":[{"given":"Jinhao","family":"Xie","sequence":"first","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Changlong","family":"Cao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liang","family":"Yao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Anhui University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingchun","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Pappu, <i>et al.<\/i>: \u201cPhysical one-way functions,\u201d Science <b>297<\/b> (2002) 2026 (DOI: 10.1126\/science.1074376).","DOI":"10.1126\/science.1074376"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Zhang, <i>et al.<\/i>: \u201cA high reliability physically unclonable function based on multiple tunable ring oscillator,\u201d Microelectr. J. <b>117<\/b> (2021) 105263 (DOI: 10.1016\/j.mejo.2021.105263).","DOI":"10.1016\/j.mejo.2021.105263"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] B. Gassend, <i>et al.<\/i>: \u201cSilicon physical random functions,\u201d Proc. 9th ACM Conference on CCS (2002) 148 (DOI: 10.1145\/586131.586132).","DOI":"10.1145\/586110.586132"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Ning, <i>et al.<\/i>: \u201cPhysical unclonable function: architectures, applications and challenges for dependable security,\u201d IET Circuits, Devices Syst. <b>14<\/b> (2020) 407 (DOI: 10.1049\/iet-cds.2019.0175).","DOI":"10.1049\/iet-cds.2019.0175"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] G.E. Suh and S. Devadas: \u201cPhysical unclonable functions for device authentication and secret key generation,\u201d Proc. 44th DAC (2007) 9 (DOI: 10.1109\/DAC.2007.375043).","DOI":"10.1145\/1278480.1278484"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Guajardo, <i>et al.<\/i>: \u201cFPGA intrinsic PUFs and their use for IP protection,\u201d Proc. CHES 2007: 9th International Workshop (2007) 63 (DOI: 10.1007\/978-3-540-74735-2_5).","DOI":"10.1007\/978-3-540-74735-2_5"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Lim, <i>et al.<\/i>: \u201cExtracting secret keys from integrated circuits,\u201d IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 1200 (DOI: 10.1109\/TVLSI.2005.859470).","DOI":"10.1109\/TVLSI.2005.859470"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] U. R\u00fchrmair and D.E. Holcomb: \u201cPUFs at a glance,\u201d Proc. 2014 DATE (2014) 1 (DOI: 10.7873\/date.2014.360).","DOI":"10.7873\/DATE.2014.360"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Chen, <i>et al.<\/i>: \u201cNovel strong-PUF-based authentication protocols leveraging Shamir\u2019s secret sharing,\u201d IEEE Internet Things J. <b>9<\/b> (2021) 14408 (DOI: 10.1109\/JIOT.2021.3065836).","DOI":"10.1109\/JIOT.2021.3065836"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] U. R\u00fchrmair, <i>et al.<\/i>: \u201cModeling attacks on physical unclonable functions,\u201d Proc. ACM Conf. CCS (2010) 237 (DOI: 10.1145\/1866307.1866335).","DOI":"10.1145\/1866307.1866335"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Ikezaki, <i>et al.<\/i>: \u201cDeep learning attack for physical unclonable function,\u201d Proc. 2016 IEEE 5th Global Conf. Consum. Electro. (2016) 1 (DOI: 10.1109\/GCCE.2016.7800478).","DOI":"10.1109\/GCCE.2016.7800478"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K.T. Mursi, <i>et al.<\/i>: \u201cA fast deep learning method for security vulnerability study of XOR PUFs,\u201d Electro. <b>9<\/b> (2020) 1715 (DOI: 10.3390\/electronics9101715).","DOI":"10.3390\/electronics9101715"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Hiromoto, <i>et al.<\/i>: \u201cMRO-PUF: physically unclonable function with enhanced resistance against machine learning attacks utilizing instantaneous output of ring oscillator,\u201d IEICE Trans. Fundamentals <b>E101-A<\/b> (2018) 1035 (DOI: 10.1587\/transfun.e101.a.1035).","DOI":"10.1587\/transfun.E101.A.1035"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Machida, <i>et al.<\/i>: \u201cA new arbiter PUF for enhancing unpredictability on FPGA,\u201d The Scientific World J. <b>2015<\/b> (2015) (DOI: 10.1155\/2015\/864812).","DOI":"10.1155\/2015\/864812"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] C. Xu, <i>et al.<\/i>: \u201cModeling attack resistant strong PUF exploiting stagewise obfuscated interconnections with improved reliability,\u201d IEEE Internet Things J. <b>10<\/b>(2023) 16300 (DOI: 10.1109\/JIOT.2023.3267657).","DOI":"10.1109\/JIOT.2023.3267657"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Z. Siddiqui, <i>et al.<\/i>: \u201cAn improved lightweight PUF-PKI digital certificate authentication scheme for the Internet of Things,\u201d IEEE Internet Things J. <b>9<\/b> (2022) 19744 (DOI: 10.1109\/jiot.2022.3168726).","DOI":"10.1109\/JIOT.2022.3168726"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M.A. Qureshi and A. Munir: \u201cPUF-RAKE: a PUF-based robust and lightweight authentication and key establishment protocol,\u201d IEEE Trans. Dependable Secure Comput. <b>19<\/b> (2021) 2457 (DOI: 10.1109\/tdsc.2021.3059454).","DOI":"10.1109\/TDSC.2021.3059454"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S. Wang, <i>et al.<\/i>: \u201cAdversarial attack against modeling attack on PUFs,\u201d Proc. DAC (2019) 1 (DOI: 10.1145\/3316781.3317761).","DOI":"10.1145\/3316781.3317761"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Liu, <i>et al.<\/i>: \u201cA weak PUF-assisted strong PUF with inherent immunity to modeling attacks and ultra-low BER,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 4898 (DOI: 10.1109\/tcsi.2022.3206214).","DOI":"10.1109\/TCSI.2022.3206214"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Zhangqing, <i>et al.<\/i>: \u201cA highly reliable FPGA-based RO PUF with enhanced challenge response pairs resilient to modeling attacks,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210350 (DOI: 10.1587\/elex.18.20210350).","DOI":"10.1587\/elex.18.20210350"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] N. Ramalingam, <i>et al.<\/i>: \u201cDesign and evaluation of XOR arbiter physical unclonable function and its implementation on FPGA in hardware security applications,\u201d J. Electron. Testing. <b>38<\/b> (2022) 653 (DOI: 10.1007\/s10836-022-06034-7).","DOI":"10.1007\/s10836-022-06034-7"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P.H. Nguyen, <i>et al.<\/i>: \u201cThe interpose PUF: secure PUF design against state-of-the-art machine learning attacks,\u201d IACR Trans. CHES (2019) 243 (DOI: 10.46586\/tches.v2019.i4.243-290).","DOI":"10.46586\/tches.v2019.i4.243-290"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] N. Wisiol, <i>et al.<\/i>: \u201cSplitting the interpose PUF: a novel modeling attack strategy,\u201d IACR Trans. CHES (2020) 97 (DOI: 10.46586\/tches.v2020.i3.97-120).","DOI":"10.46586\/tches.v2020.i3.97-120"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Yao, <i>et al.<\/i>: \u201cDesign and evaluate recomposited or-and-xor-puf,\u201d IEEE Trans. Emerg. Topics Comput. <b>10<\/b> (2022) 662 (DOI: 10.1109\/TETC.2022.3170320).","DOI":"10.1109\/TETC.2022.3170320"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] D.P. Sahoo, <i>et al.<\/i>: \u201cA multiplexer-based arbiter PUF composition with enhanced reliability and security,\u201d IEEE Trans. Comput. <b>67<\/b> (2017) 403 (DOI: 10.1109\/TC.2017.2749226).","DOI":"10.1109\/TC.2017.2749226"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S.S. Avvaru, <i>et al.<\/i>: \u201cEstimating delay differences of arbiter PUFs using silicon data,\u201d Proc. 2016 DATE (2016) 543 (DOI: 10.3850\/9783981537079_0926).","DOI":"10.3850\/9783981537079_0926"},{"key":"27","unstructured":"[27] P. Santikellur, <i>et al<\/i>.: \u201cDeep learning based model building attacks on arbiter PUF compositions,\u201d IACR Cryptol. ePrint Arch. (2019) 566."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] B. Gassend, <i>et al.<\/i>: \u201cIdentification and authentication of integrated circuits,\u201d Concur. and Comput.: Practice and Experience <b>16<\/b> (2004) 1077 (DOI: 10.1002\/cpe.805).","DOI":"10.1002\/cpe.805"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A.F. Webster and S.E. Tavares, \u201cOn the design of S-boxes,\u201d Proc. Conference on the Theory and Application of Cryptographic Techniques (1985) 523 (DOI: 10.1007\/3-540-39799-X_41).","DOI":"10.1007\/3-540-39799-X_41"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H. Feistel, \u201cCryptography and computer privacy,\u201d Scientific American <b>228<\/b> (1973) 15 (DOI: 10.1038\/scientificamerican0573-15).","DOI":"10.1038\/scientificamerican0573-15"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/13\/21_21.20240245\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,13]],"date-time":"2024-07-13T03:29:38Z","timestamp":1720841378000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/13\/21_21.20240245\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,10]]},"references-count":30,"journal-issue":{"issue":"13","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240245","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7,10]]},"article-number":"21.20240245"}}