{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,27]],"date-time":"2024-07-27T03:40:48Z","timestamp":1722051648671},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,7,25]]},"DOI":"10.1587\/elex.21.20240286","type":"journal-article","created":{"date-parts":[[2024,6,19]],"date-time":"2024-06-19T22:12:15Z","timestamp":1718835135000},"page":"20240286-20240286","source":"Crossref","is-referenced-by-count":0,"title":["Internal-states beat-frequency ADC using a subcircuit sharing architecture for SNDR improvement with decreased area tradeoff"],"prefix":"10.1587","volume":"21","author":[{"given":"Roberto Andrino","family":"Robles","sequence":"first","affiliation":[{"name":"Graduate School of Science and Engineering, Yamagata University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tomochika","family":"Harada","sequence":"additional","affiliation":[{"name":"Graduate School of Science and Engineering, Yamagata University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Graef: \u201cMore than Moore White Paper,\u201d IEEE IRDS (2021) 1 (DOI: 10.1109\/IRDS54852.2021.00013).","DOI":"10.1109\/IRDS54852.2021.00013"},{"key":"2","unstructured":"[2] Statista: \u201cNumber of IoT connected devices worldwide 2019-2023, with forecasts to 2030,\u201d (2023) https:\/\/www.statista.com."},{"key":"3","unstructured":"[3] Grand View Research: GVR-1-68038-465-9 (2022) https:\/\/www.grandviewresearch.com."},{"key":"4","unstructured":"[4] McKinsey &amp; Company: \u201cSemiconductor design and manufacturing,\u201d (2020) https:\/\/www.mckinsey.com."},{"key":"5","unstructured":"[5] C. Hu: <i>Modern Semiconductor Devices for Integrated Circuits<\/i> (Pearson, New Jersey, 2010) 265."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Mallik, <i>et al<\/i>.: \u201cEconomics of semiconductor scaling - a cost analysis for advanced technology node,\u201d IEEE Symp. VLSI Technol. (2019) T202 (DOI: 10.23919\/VLSIT.2019.8776521).","DOI":"10.23919\/VLSIT.2019.8776521"},{"key":"7","unstructured":"[7] C. Hu: \u201cTransistors at 75--Past, Present and Future,\u201d IEEE J. Electron Devices Soc. <b>29<\/b> (2022) 11."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Saad, <i>et al<\/i>.: \u201cImpact of multi-finger MOSFET geometry on the electrical performance of RF circuits,\u201d Microelectron. Reliab. <b>129<\/b> (2022) 114445 (DOI: 10.1016\/j.microrel.2021.114445).","DOI":"10.1016\/j.microrel.2021.114445"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] V. Nguyen, <i>et al<\/i>.: \u201cA 0.2-V 30-MS\/s 11b-ENOB open-loop VCO-based ADC in 28-nm CMOS,\u201d IEEE Solid-State Circuits Lett. <b>1<\/b> (2018) 190 (DOI: 10.1109\/LSSC.2019.2906777).","DOI":"10.1109\/LSSC.2019.2906777"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] V. Nguyen, <i>et al<\/i>.: \u201cA deep-subthreshold variation-aware 0.2-V open-loop VCO-based ADC,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 1684 (DOI: 10.1109\/JSSC.2021.3114006).","DOI":"10.1109\/JSSC.2021.3114006"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] T. Wu and M.S.-W. Chen: \u201cA noise-shaped VCO-based nonuniform sampling ADC with phase-domain level crossing,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 623 (DOI: 10.1109\/jssc.2019.2892426).","DOI":"10.1109\/JSSC.2019.2892426"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. H\u00f8vin, <i>et al<\/i>.: \u201cNovel second-order \u0394-\u03a3 modulator\/frequency-to-digital converter,\u201d Electron. Lett. <b>31<\/b> (1995) 81 (DOI: 10.1049\/el: 19950093).","DOI":"10.1049\/el:19950093"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Kim, <i>et al<\/i>.: \u201cAnalysis and design of voltage-controlled oscillator based analog-to-digital converter,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 18 (DOI: 10.1109\/tcsi.2009.2018928).","DOI":"10.1109\/TCSI.2009.2018928"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Straayer and M.H. Perrott: \u201cA 12-Bit, 10-MHz bandwidth, continuous-time \u03a3\u0394 ADC with a 5-Bit, 950-MS\/s VCO-based quantizer,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 805 (DOI: 10.1109\/jssc.2008.917500).","DOI":"10.1109\/JSSC.2008.917500"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] D. Bol, <i>et al<\/i>.: \u201cInterests and limitations of technology scaling for subthreshold logic,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 1508 (DOI: 10.1109\/tvlsi.2008.2005413).","DOI":"10.1109\/TVLSI.2008.2005413"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] B. Kim, <i>et al<\/i>.: \u201cA fully-digital beat-frequency based ADC achieving 39dB SNDR for a 1.6mV<sub>pp<\/sub> input signal,\u201d Proc. Cust. Integr. Circuits Conf. (2013) 1 (DOI: 10.1109\/CICC.2013.6658553).","DOI":"10.1109\/CICC.2013.6658553"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Kundu, <i>et al<\/i>.: \u201cTwo-step beat frequency quantizer based ADC with adaptive reference control for low swing bio-potential signals,\u201d Proc. Cust. Integr. Circuits Conf. (2015) 1 (DOI: 10.1109\/CICC.2015.7338382).","DOI":"10.1109\/CICC.2015.7338382"},{"key":"18","unstructured":"[18] L. Frenzel: <i>Principles of Electronic Communication Systems<\/i> (McGraw-Hill, New York, 2016) 4th ed. 9."},{"key":"19","unstructured":"[19] R. Andrino and T. Harada: \u201cA low power 0.6V filter-less AD-PLL with a fast locking algorithm in the subthreshold region,\u201d ISPACS (2021) 1 (DOI: 10.1109\/ISPACS51563.2021.9651013)."},{"key":"20","unstructured":"[20] R. Andrino and T. Harada: \u201cA 0.6V programmable frequency divider and digitally controlled oscillator for use in a digital PLL in the subthreshold region,\u201d ICECS (2020) 1 (DOI: 10.1109\/ICECS49266.2020.9294810)."},{"key":"21","unstructured":"[21] M. Sheu, <i>et al<\/i>.: \u201cWide frequency range voltage controlled ring oscillators based on transmission gates,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2005) 2731 (DOI: 10.1109\/iscas.2005.1465191)."},{"key":"22","unstructured":"[22] N. Weste and D. Harris: <i>CMOS VLSI Design: A Circuits and Systems Perspective<\/i> (Addison-Wesley, Boston, 2011) 4th ed. 147."},{"key":"23","unstructured":"[23] V. Eisele, <i>et al<\/i>.: \u201cTransmission gate delay models for circuit optimization,\u201d EDAC (1990) 558 (DOI: 10.1109\/edac.1990.136709)."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Sharroush: \u201cAnalysis of the subthreshold CMOS logic inverter,\u201d Ain Shams Eng. J. <b>9<\/b> (2018) 1001 (DOI: 10.1016\/j.asej.2016.05.005).","DOI":"10.1016\/j.asej.2016.05.005"},{"key":"25","unstructured":"[25] A. Sedra and K. Smith: <i>Microelectronic Circuits<\/i> (Oxford University Press, New York, 2009) 6th ed. 1099."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Taur and T. Ning: <i>Fundamentals of Modern VLSI Devices<\/i> (Cambridge University Press, New York, 2009) 2nd ed. 410 (DOI: 10.1017\/cbo9781139195065).","DOI":"10.1017\/CBO9781139195065"},{"key":"27","unstructured":"[27] J. Rabaey, <i>et al<\/i>.: <i>Digital Integrated Circuits: A Design Perspective<\/i> (Prentice Hall, 2003) 1st ed. 269."},{"key":"28","unstructured":"[28] B. Razavi: <i>Design of Analog Integrated Circuits<\/i> (McGraw-Hill, Singapore, 2001) 1st. ed. 512."},{"key":"29","unstructured":"[29] Scikit-learn: \u201cRegressions,\u201d (2023) https:\/\/scikit-learn.org."},{"key":"30","unstructured":"[30] P. Dinda and C. Hetland: \u201cDo developers understand IEEE floating point?\u201d IEEE IPDPS (2023) 589 (DOI: 10.1109\/IPDPS.2018.00068)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/14\/21_21.20240286\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,7,27]],"date-time":"2024-07-27T03:26:53Z","timestamp":1722050813000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/14\/21_21.20240286\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,7,25]]},"references-count":30,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240286","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,7,25]]},"article-number":"21.20240286"}}