{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,11]],"date-time":"2024-08-11T00:23:57Z","timestamp":1723335837928},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"15","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,8,10]]},"DOI":"10.1587\/elex.21.20240326","type":"journal-article","created":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T22:10:00Z","timestamp":1719353400000},"page":"20240326-20240326","source":"Crossref","is-referenced-by-count":0,"title":["Multi-transition delay test for improving the coverage of cell internal defects"],"prefix":"10.1587","volume":"21","author":[{"given":"Hong","family":"Zhang","sequence":"first","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaguo","family":"Liang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yue","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Danqing","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhiwei","family":"Shao","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Maoxiang","family":"Yi","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yingchun","family":"Lu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengfeng","family":"Huang","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Hefei University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] P.G. Ryan, <i>et al<\/i>.: \u201cProcess defect trends and strategic test gaps,\u201d 2014 International Test Conference (2014) 1 (DOI: 10.1109\/TEST.2014.7035276).","DOI":"10.1109\/TEST.2014.7035276"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Pandey, <i>et al<\/i>.: \u201cSAT-ATPG generated multi-pattern scan tests for cell internal defects: coverage analysis for resistive opens and shorts,\u201d 2020 IEEE International Test Conference (ITC) (2020) 1 (DOI: 10.1109\/ITC44778.2020.9325240).","DOI":"10.1109\/ITC44778.2020.9325240"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M. Hu, <i>et al<\/i>.: \u201cTightening the mesh size of the cell-aware ATPG net for catching all detectable weakest faults,\u201d 2020 IEEE European Test Symposium (ETS) (2020) 1 (DOI: 10.1109\/ETS48528.2020.9131567).","DOI":"10.1109\/ETS48528.2020.9131567"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Singh, <i>et al<\/i>.: \u201cSilent data errors: sources, detection, and modeling,\u201d 2023 IEEE 41st VLSI Test Symposium (VTS) (2023) 1 (DOI: 10.1109\/VTS56346.2023.10139970).","DOI":"10.1109\/VTS56346.2023.10139970"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Shin, <i>et al<\/i>.: \u201cA gate delay model considering temporal proximity of multiple input switching,\u201d 2009 International SoC Design Conference (ISOCC) (2009) 577 (DOI: 10.1109\/SOCDC.2009.5423815).","DOI":"10.1109\/SOCDC.2009.5423815"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A.R. Subramaniam, <i>et al<\/i>.: \u201cA finite-point method for efficient gate characterization under multiple input switching,\u201d ACM Transactions on Design Automation of Electronic Systems <b>21<\/b> (2015) 10: 11 (DOI: 10.1145\/2778970).","DOI":"10.1145\/2778970"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Ramesh, <i>et al<\/i>.: \u201cTargeted custom high-voltage stress patterns on automotive designs,\u201d 2023 IEEE 41st VLSI Test Symposium (VTS) (2023) 1 (DOI: 10.1109\/VTS56346.2023.10139954).","DOI":"10.1109\/VTS56346.2023.10139954"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Acharya, <i>et al<\/i>.: \u201cTargeting zero DPPM through adoption of advanced fault models and unique silicon fall-out analysis,\u201d 2021 IEEE International Test Conference India (ITC India) (2021) 1 (DOI: 10.1109\/ITCIndia52672.2021.9532687).","DOI":"10.1109\/ITCIndia52672.2021.9532687"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C. He: \u201cAutomotive semiconductor test: challenges and solutions towards zero defect quality,\u201d 2023 45th Annual EOS\/ESD Symposium (EOS\/ESD) (2023) 1 (DOI: 10.23919\/EOS\/ESD58195.2023.10287730).","DOI":"10.23919\/EOS\/ESD58195.2023.10287730"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] L. Jin, <i>et al<\/i>.: \u201cA statistical cell delay model for estimating the 3\u03c3 delay by matching kurtosis,\u201d IEEE Trans. Circuits Syst. II. Exp. Briefs <b>69<\/b>(2022) 2932 (DOI: 10.1109\/TCSII.2022.3157981).","DOI":"10.1109\/TCSII.2022.3157981"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Xu, <i>et al<\/i>.: \u201cAn accurate statistical cell delay model considering multiple-input switching effect,\u201d 2023 International Symposium of Electronics Design Automation (ISEDA) (2023) 375 (DOI: 10.1109\/ISEDA59274.2023.10218568).","DOI":"10.1109\/ISEDA59274.2023.10218568"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Ferdowsi, <i>et al<\/i>.: \u201cA simple hybrid model for accurate delay modeling of a multi-input gate,\u201d 2022 Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2022) 1461 (DOI: 10.23919\/DATE54114.2022.9774547).","DOI":"10.23919\/DATE54114.2022.9774547"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] D. Sinha, <i>et al<\/i>.: \u201cStatistical timing analysis considering multiple-input switching,\u201d 2020 57th ACM\/IEEE Design Automation Conference (DAC) (2020) 1 (DOI: 10.1109\/DAC18072.2020.9218601).","DOI":"10.1109\/DAC18072.2020.9218601"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] O.V.S. Shashank Ram and S. Saurabh: \u201cModeling multiple-input switching in timing analysis using machine learning,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>40<\/b> (2021) 723 (DOI: 10.1109\/TCAD.2020.3009624).","DOI":"10.1109\/TCAD.2020.3009624"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] F. Hapke, <i>et al<\/i>.: \u201cDefect-oriented cell-internal testing,\u201d 2010 IEEE International Test Conference (ITC) (2010) 1 (DOI: 10.1109\/TEST.2010.5699229).","DOI":"10.1109\/TEST.2010.5699229"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] F. Hapke, <i>et al<\/i>.: \u201cCell-aware analysis for small-delay effects and production test results from different fault models,\u201d 2011 IEEE International Test Conference (2011) 1 (DOI: 10.1109\/TEST.2011.6139151).","DOI":"10.1109\/TEST.2011.6139151"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] W. Howell, <i>et al<\/i>.: \u201cDPPM reduction methods and new defect oriented test methods applied to advanced finfet technologies,\u201d 2018 IEEE International Test Conference (ITC) (2018) 1 (DOI: 10.1109\/TEST.2018.8624906).","DOI":"10.1109\/TEST.2018.8624906"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] F. Hapke, <i>et al<\/i>.: \u201cDefect-oriented test: effectiveness in high volume manufacturing,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>40<\/b> (2021) 584 (DOI: 10.1109\/TCAD.2020.3001259).","DOI":"10.1109\/TCAD.2020.3001259"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Z. Gao, <i>et al<\/i>.: \u201cReducing library characterization time for cell-aware test while maintaining test quality,\u201d Journal of Electronic Testing <b>37<\/b> (2021) 161 (DOI: 10.1007\/s10836-021-05943-3).","DOI":"10.1007\/s10836-021-05943-3"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Pandey, <i>et al<\/i>.: \u201cTwo pattern timing tests capturing defect-induced multi-gate delay impact of shorts,\u201d 2021 IEEE 39th VLSI Test Symposium (VTS) (2021) 1 (DOI: 10.1109\/VTS50974.2021.9441005).","DOI":"10.1109\/VTS50974.2021.9441005"},{"key":"21","unstructured":"[21] S.H. Wu, <i>et al<\/i>.: \u201cImpact of multiple input switching on delay test under process variation,\u201d 2010 28th VLSI Test Symposium (VTS) (2010) 87 (DOI: 10.1109\/VTS.2010.5469606)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Z. Zhou, <i>et al<\/i>.: \u201cFault modeling and test generation for technology-specific defects of skyrmion logic circuits,\u201d 2022 IEEE 40th VLSI Test Symposium (VTS) (2022) 1 (DOI: 10.1109\/VTS52500.2021.9794254).","DOI":"10.1109\/VTS52500.2021.9794254"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Rajski, <i>et al<\/i>.: \u201cThe future of design for test and silicon lifecycle management,\u201d IEEE Des. Test <b>41<\/b> (2023) 35 (DOI: 10.1109\/MDAT.2023.3335195).","DOI":"10.1109\/MDAT.2023.3335195"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] A.D. Singh: \u201cUnderstanding vmin failures for improved testing of timing marginalities,\u201d 2022 IEEE International Test Conference (ITC) (2022) 372 (DOI: 10.1109\/ITC50671.2022.00046).","DOI":"10.1109\/ITC50671.2022.00046"},{"key":"25","unstructured":"[25] P. Bernardi, <i>et al<\/i>.: \u201cRecent trends and perspectives on defect-oriented testing,\u201d 2022 IEEE 28th International Symposium on On-Line Testing and Robust System Design (IOLTS) (2022) 1 (DOI: 10.1109\/iolts56730.2022.9897647)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Pandey, <i>et al<\/i>.: \u201cCharacterization of library cells for open-circuit defect exposure: a systematic methodology,\u201d 2019 IEEE International Test Conference (ITC)(2019) 1 (DOI: 10.1109\/ITC44170.2019.9000154).","DOI":"10.1109\/ITC44170.2019.9000154"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Sadeghi-Kohan, <i>et al<\/i>.: \u201cDynamic multi-frequency test method for hidden interconnect defects,\u201d 2020 IEEE 38th VLSI Test Symposium (VTS) (2020) (DOI: 10.1109\/VTS48691.2020.9107591).","DOI":"10.1109\/VTS48691.2020.9107591"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] I. Pomeranz: \u201cMultipattern scan-based test sets with small numbers of primary input sequences,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>31<\/b> (2012) 322 (DOI: 10.1109\/TCAD.2011.2170070).","DOI":"10.1109\/TCAD.2011.2170070"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Zhang, <i>et al<\/i>.: \u201cImprovement of cell internal weak defects detection under process variation by optimizing test path and test pattern,\u201d Microelectronics Journal <b>138<\/b> (2023) 105841 (DOI: 10.1016\/j.mejo.2023.105841).","DOI":"10.1016\/j.mejo.2023.105841"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] R. Tayade, <i>et al<\/i>.: \u201cAnalytical model for the impact of multiple input switching noise on timing,\u201d 2008 Asia and South Pacific Design Automation Conference (2008) 514 (DOI: 10.1109\/ASPDAC.2008.4484005).","DOI":"10.1109\/ASPDAC.2008.4484005"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/15\/21_21.20240326\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,10]],"date-time":"2024-08-10T03:27:57Z","timestamp":1723260477000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/15\/21_21.20240326\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,8,10]]},"references-count":30,"journal-issue":{"issue":"15","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240326","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,8,10]]},"article-number":"21.20240326"}}