{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,18]],"date-time":"2026-04-18T16:07:51Z","timestamp":1776528471805,"version":"3.51.2"},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,10,10]]},"DOI":"10.1587\/elex.21.20240375","type":"journal-article","created":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:09:55Z","timestamp":1725401395000},"page":"20240375-20240375","source":"Crossref","is-referenced-by-count":3,"title":["A low jitter and low reference spur 5GHz PLL with quadrature charge-sampling PD in 28nm CMOS process"],"prefix":"10.1587","volume":"21","author":[{"given":"Wenchen","family":"Wang","sequence":"first","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fangxu","family":"Lv","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhengbin","family":"Pang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Heng","family":"Huang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhang","family":"Luo","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xingyun","family":"Qi","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiaqing","family":"Xu","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Geng","family":"Zhang","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kewei","family":"Xin","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengzhuo","family":"Zhao","sequence":"additional","affiliation":[{"name":"National University of Defense Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] X. Xue, <i>et al.<\/i>: \u201cCMOS-based cryogenic control of silicon quantum circuits,\u201d Nature <b>593<\/b> (2021) 205 (DOI: 10.1038\/s41586-021-03469-4).","DOI":"10.1038\/s41586-021-03469-4"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] B. Patra, <i>et al.<\/i>: \u201cCryo-CMOS circuits and systems for quantum computing applications,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 309 (DOI: 10.1109\/JSSC.2017.2737549).","DOI":"10.1109\/JSSC.2017.2737549"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J. Kim, <i>et al.<\/i>: \u201cA 16-to-40Gb\/s quarter-rate NRZ\/PAM4 dualmode transmitter in 14nm CMOS,\u201d ISSCC Dig. Tech. Papers (2015) 1 (DOI: 10.1109\/ISSCC.2015.7062925).","DOI":"10.1109\/ISSCC.2015.7062925"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] W. Han, <i>et al<\/i>.: \u201cA 56-Gbps PAM4 amplitude-rectification-based receiver with threshold adaptation and 1-tap DFE,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210302 (DOI: 10.1587\/elex.18.20210302).","DOI":"10.1587\/elex.18.20210302"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] K. Zhu, <i>et al<\/i>.: \u201cA 25Gb\/s RX front-end with multi-stage linear equalizer and 3-tap speculative DFE in 65nm CMOS technology,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20220527 (DOI: 10.1587\/elex.19.20220527).","DOI":"10.1587\/elex.19.20220527"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Riley, <i>et al.<\/i>: \u201cDelta-sigma modulation in fractional-N frequency synthesis,\u201d IEEE J. Solid-State Circuits <b>28<\/b> (1993) 553 (DOI: 10.1109\/4.229400).","DOI":"10.1109\/4.229400"},{"key":"7","unstructured":"[7] X. Zheng, <i>et al.<\/i>: \u201cFrequency-domain modeling and analysis of injection-locked oscillators,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1651 (DOI: 10.1109\/JSSC.2019.2946226)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] F.X. Lv, <i>et al.<\/i>: \u201cA 20GHz subharmonic injection-locked clock multiplier with mixer-based injection timing control in 65nm CMOS technology (Article),\u201d Analog Integr. Circ. S. <b>99<\/b> (2019) 147 (DOI: 10.1007\/s10470-018-1363-6).","DOI":"10.1007\/s10470-018-1363-6"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Xin, <i>et al.<\/i>: \u201cFrequency domain modeling and performance analysis of injection-locked LC oscillator,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2023) 11 (DOI: 10.1109\/TCSII.2023.3296778).","DOI":"10.1109\/TCSII.2023.3296778"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Q. Guo, <i>et al.<\/i>: \u201cA soft-error-tolerant, 1.25GHz to 3.125GHz, 3.18ps RMS-jitter CPPLL in 40nm CMOS process,\u201d Microelectronics Reliability <b>124<\/b> (2021) 114337 (DOI: 10.1016\/j.microrel.2021.114337).","DOI":"10.1016\/j.microrel.2021.114337"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Sai, <i>et al.<\/i>: \u201cA 570 fs<sub>rms<\/sub> integrated-jitter ring-VCO-based 1.21GHz PLL with hybrid loop,\u201d ISSCC Dig. Tech. Papers (2011) 98 (DOI: 10.1109\/ISSCC.2011.5746236).","DOI":"10.1109\/ISSCC.2011.5746236"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Han, <i>et al.<\/i>: \u201cInjection locked charge-pump PLL with a replica of the ring oscillator,\u201d IEICE Trans. Electron. <b>E97-C<\/b> (2014) 316 (DOI: 10.1587\/transele.E97.C.316).","DOI":"10.1587\/transele.E97.C.316"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] T. Yang, <i>et al.<\/i>: \u201cA 3.2-to-4.6GHz fast-settling all-digital PLL with feed forward frequency presetting,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20161215 (DOI: 10.1587\/elex.14.20161215).","DOI":"10.1587\/elex.14.20161215"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] X. Gao, <i>et al.<\/i>: \u201cA low noise sub-sampling PLL in which divider noise is eliminated and PD\/CP noise is not multiplied by N2,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3253 (DOI: 10.1109\/JSSC.2009.2032723).","DOI":"10.1109\/JSSC.2009.2032723"},{"key":"15","unstructured":"[15] Z. Ru, <i>et al.<\/i>: \u201cA 12GHz 210fs 6mW digital PLL with sub-sampling binary phase detector and voltage-time modulated DCO,\u201d 2013 Symposium on VLSI Circuits (2013)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Ikeda, <i>et al.<\/i>: \u201cA 0.52-V 5.7-GHz low noise sub-sampling PLL with dynamic threshold MOSFET,\u201d 2014 A-SSCC (2014) (DOI: 10.1109\/ASSCC.2014.7008936).","DOI":"10.1109\/ASSCC.2014.7008936"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] V. Szortyka, <i>et al.<\/i>: \u201cA 42mW 200fs-jitter 60GHz sub-sampling PLL in 40nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2025 (DOI: 10.1109\/JSSC.2015.2442998).","DOI":"10.1109\/JSSC.2015.2442998"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Z.-Z. Chen, <i>et al.<\/i>: \u201cSub-sampling all-digital fractional-N frequency synthesizer with -111dBc\/Hz in-band phase noise and an FOM of -242dB,\u201d 2015 ISSCC Digest of Technical Papers (2015) (DOI: 10.1109\/ISSCC.2015.7063029).","DOI":"10.1109\/ISSCC.2015.7063029"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Raczkowski, <i>et al.<\/i>: \u201cA 9.2-12.7GHz wideband fractional-N subsampling PLL in 28nm CMOS with 280fs RMS jitter,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1203 (DOI: 10.1109\/JSSC.2015.2403373).","DOI":"10.1109\/JSSC.2015.2403373"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Raj, <i>et al.<\/i>: \u201cA 164fs<sub>rms<\/sub> 9-to-18GHz sampling phase detector based PLL with in-band noise suppression and robust frequency acquisition in 16nm FinFET,\u201d 2017 Symposium on V (DOI: 10.23919\/VLSIC.2017.8008474).","DOI":"10.23919\/VLSIC.2017.8008474"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Sharma and H. Krishnaswamy: \u201cA dividerless reference-sampling RF PLL with -253.5dB jitter FOM and &lt; -67dBc reference spurs,\u201d 2018 ISSCC (2018) (DOI: 10.1109\/ISSCC.2018.8310282).","DOI":"10.1109\/ISSCC.2018.8310282"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Gong, <i>et al.<\/i>: \u201cA 10-to-12GHz 5mW charge-sampling PLL achieving 50fsec RMS jitter, -258<i>.<\/i>9dB FOM and -65dBc reference spur,\u201d 2020 RFIC (2020) 15 (DOI: 10.1109\/RFIC49505.2020.9218380).","DOI":"10.1109\/RFIC49505.2020.9218380"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Gong, <i>et al.<\/i>: \u201cA cryo-CMOS PLL for quantum computing applications,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1362 (DOI: 10.1109\/JSSC.2022.3223629).","DOI":"10.1109\/JSSC.2022.3223629"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] X. Geng, <i>et al.<\/i>: \u201cA quadrature sub-sampling phase detector for fast-relocked sub-sampling PLL under external interference,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 87 (DOI: 10.1109\/TCSII.2020.3010231).","DOI":"10.1109\/TCSII.2020.3010231"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Sharkia, <i>et al.<\/i>: \u201cA 0.01mm<sup>2<\/sup> 4.6-to-5.6GHz sub-sampling type-I frequency synthesizer with -254dB FOM,\u201d 2018 ISSCC (2018) (DOI: 10.1109\/ISSCC.2018.8310281).","DOI":"10.1109\/ISSCC.2018.8310281"},{"key":"26","doi-asserted-by":"publisher","unstructured":"[26] D.-G. Lee, <i>et al.<\/i>: \u201cA sub-mW 2.4-GHz active-mixer-adopted sub-sampling PLL achieving an FoM of -256dB,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1542 (DOI: 10.1109\/JSSC.2019.2951377)","DOI":"10.1109\/JSSC.2019.2951377"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Wang and O. Momeni: \u201cA charge pump current mismatch compensation design for sub-sampling PLL,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 1852 (DOI: 10.1109\/TCSII.2021.3049365).","DOI":"10.1109\/TCSII.2021.3049365"},{"key":"28","doi-asserted-by":"publisher","unstructured":"[28] Y. Choi, <i>et al.<\/i>: \u201cA 4-GHz ring-oscillator-based digital sub-sampling PLL with energy-efficient dual-domain phase detector,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers<b>70<\/b> (2023) 2734 (DOI: 10.1109\/TCSI.2023.3272626)","DOI":"10.1109\/TCSI.2023.3272626"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Liu, <i>et al.<\/i>: \u201cA 265-\u03bcW fractional-N digital PLL with seamless automatic switching sub-sampling\/sampling feedback path and duty-cycled frequency-locked loop in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 3478 (DOI: 10.1109\/JSSC.2019.2936967).","DOI":"10.1109\/JSSC.2019.2936967"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Z. Yang, <i>et al.<\/i>: \u201cA 25.4-to-29.5GHz 10.2mW isolated sub-sampling PLL achieving -252<i>.<\/i>9dB jitter-power FoM and -63dBc reference spur,\u201d 2019 ISSCC (2019) (DOI: 10.1109\/ISSCC.2019.8662364).","DOI":"10.1109\/ISSCC.2019.8662364"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] X. Gao, <i>et al.<\/i>: \u201cSpur reduction techniques for phase-locked loops exploiting a sub-sampling phase detector,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1809 (DOI: 10.1109\/JSSC.2010.2053094).","DOI":"10.1109\/JSSC.2010.2053094"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] Z. Yang, <i>et al.<\/i>: \u201cA 3.3-GHz integer N-type-II sub-sampling PLL using a BFSK-suppressed push-pull SS-PD and a fast-locking FLL achieving -82<i>.<\/i>2-dBc REF spur and -255-dB FOM,\u201d IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 238 (DOI: 10.1109\/TVLSI.2021.3131219).","DOI":"10.1109\/TVLSI.2021.3131219"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240375\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,12]],"date-time":"2024-10-12T03:28:50Z","timestamp":1728703730000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240375\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,10]]},"references-count":32,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240375","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,10]]},"article-number":"21.20240375"}}