{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:00:38Z","timestamp":1781884838346,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,10,10]]},"DOI":"10.1587\/elex.21.20240417","type":"journal-article","created":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T22:10:00Z","timestamp":1725401400000},"page":"20240417-20240417","source":"Crossref","is-referenced-by-count":1,"title":["A high speed and low BER dual-mode adaptive equalizer using hybrid parallel DFE"],"prefix":"10.1587","volume":"21","author":[{"given":"Xiaoyue","family":"Hu","sequence":"first","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fangxu","family":"Lv","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mingche","family":"Lai","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhang","family":"Luo","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiang","family":"Wang","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Chaolong","family":"Xu","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruotian","family":"Yin","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhouhao","family":"Yang","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Cewen","family":"Liu","sequence":"additional","affiliation":[{"name":"Dept. of National University of Defense Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Van Kerrebrouck, <i>et al.<\/i>: \u201cNRZ, duobinary, or PAM4?: choosing among high-speed electrical interconnects,\u201d IEEE Microw. Mag. <b>20<\/b> (2019) 24 (DOI: 10.1109\/MMM.2019.2909517).","DOI":"10.1109\/MMM.2019.2909517"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] T. Ali, <i>et al<\/i>.: \u201c56\/112Gbps wireline transceivers for next generation data centers on 7nm FINFET CMOS technology,\u201d CICC (2021) 1 (DOI: 10.1109\/CICC51472.2021.9431430).","DOI":"10.1109\/CICC51472.2021.9431430"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] X. Miao, <i>et al.<\/i>: \u201cExperimental study of NRZ, duobinary, and PAM-4 in O-band DML-based 100G-EPON,\u201d IEEE Photon. Technol. Lett. <b>29<\/b> (2019) 1490 (DOI: 10.1109\/LPT.2017.2731372).","DOI":"10.1109\/LPT.2017.2731372"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] F. Zhang, <i>et al.<\/i>: \u201cLearning-based FEC for non-terrestrial networks with delayed feedback,\u201d IEEE Commun. Lett. <b>26<\/b> (2022) 306 (DOI: 10.1109\/LCOMM.2021.3131556).","DOI":"10.1109\/LCOMM.2021.3131556"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. Xu, <i>et al.<\/i>: \u201cMinimum-latency FEC design with delayed feedback: mathematical modeling and efficient algorithms,\u201d IEEE Trans Wireless Commun. <b>19<\/b> (2020) 7210 (DOI: 10.1109\/TWC.2020.3009473).","DOI":"10.1109\/TWC.2020.3009473"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Q. Zhang and X. Xu: \u201cLow-latency FEC design with geometric packet arrival and delayed feedback,\u201d IEEE Commun. Lett. <b>25<\/b> (2021) 1139 (DOI: 10.1109\/LCOMM.2020.3041285).","DOI":"10.1109\/LCOMM.2020.3041285"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Wang, <i>et al.<\/i>: \u201cDesign of converged network coding layer for the Ethernet and HPC high-speed network,\u201d HPCC (2020) 163 (DOI: 10.1109\/HPCC-SmartCity-DSS50907.2020.00021).","DOI":"10.1109\/HPCC-SmartCity-DSS50907.2020.00021"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Lender: \u201cThe duobinary technique for high-speed data transmission,\u201d IEEE Trans. Commun. Electron. <b>82<\/b> (1963) 214 (DOI: 10.1109\/TCE.1963.6373379).","DOI":"10.1109\/TCE.1963.6373379"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] P. Upadhyaya, <i>et al.<\/i>: \u201cA fully adaptive 19-58-Gb\/s PAM-4 and 9.5-29-Gb\/s NRZ wireline transceiver with configurable ADC in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 18 (DOI: 10.1109\/JSSC.2018.2875091).","DOI":"10.1109\/JSSC.2018.2875091"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] E. Depaoli, <i>et al.<\/i>: \u201cA 4.9pJ\/b 16-to-64Gb\/s PAM-4 VSR transceiver in 28nm FDSOI CMOS,\u201d ISSCC Dig. Tech. Papers (2018) 112 (DOI: 10.1109\/ISSCC.2018.8310209).","DOI":"10.1109\/ISSCC.2018.8310209"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M.-A. LaCroix, <i>et al.<\/i>: \u201cA 60Gb\/s PAM-4 ADC-DSP transceiver in 7nm CMOS with SNR-based adaptive power scaling achieving 6.9pJ\/b at 32dB loss,\u201d ISSCC Dig. Tech. Papers (2019) 114 (DOI: 10.1109\/ISSCC.2019.8662322).","DOI":"10.1109\/ISSCC.2019.8662322"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. Pisati, <i>et al.<\/i>: \u201cA sub-250mW 1-to-56Gb\/s continuous-range PAM-4 42.5dB IL ADC\/DAC-based transceiver in 7nm FinFET,\u201d ISSCC Dig. Tech. Papers (2019) 116 (DOI: 10.1109\/ISSCC.2019.8662428).","DOI":"10.1109\/ISSCC.2019.8662428"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] B.-J. Yoo, <i>et al.<\/i>: \u201cA 56Gb\/s 7.7mW\/Gb\/s PAM-4 wireline transceiver in 10nm FinFET using MM-CDR-based ADC timing skew control and low-power DSP with approximate multiplier,\u201d ISSCC Dig. Tech. Papers (2020) 122 (DOI: 10.1109\/ISSCC19947.2020.9062964).","DOI":"10.1109\/ISSCC19947.2020.9062964"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Krupnik, <i>et al.<\/i>: \u201c112-Gb\/s PAM4 ADC-based SERDES receiver with resonant AFE for long-reach channels,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1077 (DOI: 10.1109\/JSSC.2019.2959511).","DOI":"10.1109\/JSSC.2019.2959511"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Im, <i>et al.<\/i>: \u201cA 112-Gb\/s PAM-4 long-reach wireline transceiver using a 36-way time-interleaved SAR ADC and inverter-based RX analog front-end in 7-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 7 (DOI: 10.1109\/JSSC.2020.3024261).","DOI":"10.1109\/JSSC.2020.3024261"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Z. Guo, <i>et al.<\/i>: \u201cA 112.5Gb\/s ADC-DSP-based PAM-4 long-reach transceiver with <i>&gt;<\/i>50dB channel loss in 5nm FinFET,\u201d ISSCC Dig. Tech. Papers (2022) 116 (DOI: 10.1109\/ISSCC42614.2022.9731650).","DOI":"10.1109\/ISSCC42614.2022.9731650"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D. Kang, <i>et al.<\/i>: \u201cA 21-Gb\/s duobinary transceiver for GDDR interfaces with an adaptive equalizer,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 3083 (DOI: 10.1109\/JSSC.2022.3170439).","DOI":"10.1109\/JSSC.2022.3170439"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H.-W. Lim, <i>et al.<\/i>: \u201cA 5.8-Gb\/s adaptive integrating duobinary DFE receiver for multi-drop memory interface,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1563 (DOI: 10.1109\/JSSC.2017.2675923).","DOI":"10.1109\/JSSC.2017.2675923"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S.K. Ibrahim, <i>et al.<\/i>: \u201cPerformance of 20Gb\/s quaternary intensity modulation based on binary or duobinary modulation in two quadratures with unequal amplitudes,\u201d IEEE J. Sel. Topics Quantum Electron. <b>12<\/b> (2006) 596 (DOI: 10.1109\/JSTQE.2006.876318).","DOI":"10.1109\/JSTQE.2006.876318"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Lee, <i>et al.<\/i>: \u201cDesign and comparison of three 20-Gb\/s backplane transceivers for duobinary, PAM4, and NRZ data,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2120 (DOI: 10.1109\/JSSC.2008.2001934).","DOI":"10.1109\/JSSC.2008.2001934"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Verplaetse, <i>et al.<\/i>: \u201cAdaptive transmit-side equalization for serial electrical interconnects at 100Gb\/s using duobinary,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1865 (DOI: 10.1109\/TCSI.2017.2672788).","DOI":"10.1109\/TCSI.2017.2672788"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M.-A. LaCroix, <i>et al.<\/i>: \u201cA 116Gb\/s DSP-based wireline transceiver in 7nm CMOS achieving 6pJ\/b at 45dB loss in PAM-4\/Duo-PAM-4 and 52dB in PAM-2,\u201d ISSCC Dig. Tech. Papers (2021) 132 (DOI: 10.1109\/ISSCC42613.2021.9366030).","DOI":"10.1109\/ISSCC42613.2021.9366030"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B. Zhang, <i>et al.<\/i>: \u201cA 112Gb\/s serial link transceiver with 3-tap FFE and 18-tap DFE receiver for up to 43dB insertion loss channel in 7nm FinFET technology,\u201d ISSCC Dig. Tech. Papers (2023) 5 (DOI: 10.1109\/ISSCC42615.2023.10067657).","DOI":"10.1109\/ISSCC42615.2023.10067657"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] A. Cevrero, <i>et al.<\/i>: \u201c100Gb\/s 1.1pJ\/b PAM-4 RX with dual-mode 1-tap PAM-4\/3-tap NRZ speculative DFE in 14nm CMOS FinFET,\u201d ISSCC Dig. Tech. Papers (2019) 112 (DOI: 10.1109\/ISSCC.2019.8662495).","DOI":"10.1109\/ISSCC.2019.8662495"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Kiran, <i>et al.<\/i>: \u201cA 52-Gb\/s ADC-based PAM-4 receiver with comparator-assisted 2-bit\/stage SAR ADC and partially unrolled DFE in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 659 (DOI: 10.1109\/JSSC.2018.2878850).","DOI":"10.1109\/JSSC.2018.2878850"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A.L. Pola, <i>et al.<\/i>: \u201cA new low complexity iterative equalization architecture for high-speed receivers on highly dispersive channels: decision feedforward equalizer (DFFE),\u201d ISCAS (2011) 133 (DOI: 10.1109\/ISCAS.2011.5937519).","DOI":"10.1109\/ISCAS.2011.5937519"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A.L. Pola, <i>et al.<\/i>: \u201cEfficient decision feedforward equalizer with parallelizable architecture,\u201d ISCAS (2013) 2771 (DOI: 10.1109\/ISCAS.2013.6572453).","DOI":"10.1109\/ISCAS.2013.6572453"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Bailey, <i>et al.<\/i>: \u201cA 112Gb\/s PAM-4 low-power 9-tap sliding-block DFE in a 7nm FinFET wireline receiver,\u201d ISSCC Dig. Tech. Papers (2021) 140 (DOI: 10.1109\/ISSCC42613.2021.9365853).","DOI":"10.1109\/ISSCC42613.2021.9365853"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Bailey, <i>et al.<\/i>: \u201cA 112-Gb\/s PAM-4 low-power nine-tap sliding-block DFE in a 7-nm FinFET wireline receiver,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 32 (DOI: 10.1109\/JSSC.2021.3109167).","DOI":"10.1109\/JSSC.2021.3109167"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] W. Li, <i>et al.<\/i>: \u201cA 100-Gb\/s PAM-4 DSP in 28-nm CMOS for serdes receiver,\u201d Electronics <b>12<\/b> (2023) 257 (DOI: 10.3390\/electronics12020257).","DOI":"10.3390\/electronics12020257"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240417\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,12]],"date-time":"2024-10-12T03:28:13Z","timestamp":1728703693000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240417\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,10]]},"references-count":30,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240417","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,10]]},"article-number":"21.20240417"}}