{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T22:40:43Z","timestamp":1736635243478,"version":"3.32.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,1,10]]},"DOI":"10.1587\/elex.21.20240438","type":"journal-article","created":{"date-parts":[[2024,10,15]],"date-time":"2024-10-15T22:11:13Z","timestamp":1729030273000},"page":"20240438-20240438","source":"Crossref","is-referenced-by-count":0,"title":["PDN analysis of 3D chiplet integration with a DC-DC converter on active interposer"],"prefix":"10.1587","volume":"22","author":[{"given":"Chengyi","family":"Liao","sequence":"first","affiliation":[{"name":"The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]},{"given":"Huimin","family":"He","sequence":"additional","affiliation":[{"name":"The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Fengze","family":"Hou","sequence":"additional","affiliation":[{"name":"The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Cheng","family":"Peng","sequence":"additional","affiliation":[{"name":"The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Fengman","family":"Liu","sequence":"additional","affiliation":[{"name":"The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Liqiang","family":"Cao","sequence":"additional","affiliation":[{"name":"The System Packaging and Integration Technology Center, Institute of Microelectronics of the Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D. He, <i>et al<\/i>.: \u201cNetwork support for AR\/VR and immersive video application: a survey,\u201d ICETE (2018) 359 (DOI: 10.5220\/0006941705250535).","DOI":"10.5220\/0006941703590369"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Dorairaj, <i>et al<\/i>.: \u201cOpen-source AXI4 adapters for chiplet architectures,\u201d CICC (2023) 1 (DOI: 10.1109\/CICC57935.2023.10121284).","DOI":"10.1109\/CICC57935.2023.10121284"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Fujisawa, <i>et al<\/i>.: \u201cA single-chip 802.11a MAC\/PHY with a 32-b RISC processor,\u201d IEEE J. Solid-State Circuits <b>38<\/b> (2003) 2001 (DOI: 10.1109\/JSSC.2003.818135).","DOI":"10.1109\/JSSC.2003.818135"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] R. Agarwal, <i>et al<\/i>.: \u201c3D packaging for heterogeneous integration,\u201d ECTC (2022) 1103 (DOI: 10.1109\/ECTC51906.2022.00178).","DOI":"10.1109\/ECTC51906.2022.00178"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] T.M. Hancock, <i>et al<\/i>.: \u201cHeterogeneous and 3D integration at DARPA,\u201d 3DIC (2019) 1 (DOI: 10.1109\/3DIC48104.2019.9058884).","DOI":"10.1109\/3DIC48104.2019.9058884"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Jeong, <i>et al<\/i>.: \u201cHeterogeneous and monolithic 3D integration technology for mixed-signal ICs,\u201d Electronics <b>11<\/b> (2022) 3013 (DOI: 10.3390\/electronics11193013).","DOI":"10.3390\/electronics11193013"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Lancaster, <i>et al<\/i>.: \u201cIntegrated circuit packaging review with an emphasis on 3D packaging,\u201d Integration <b>60<\/b> (2018) 204 (DOI: 10.1016\/j.vlsi.2017.09.008).","DOI":"10.1016\/j.vlsi.2017.09.008"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Kim, <i>et al<\/i>.: \u201cChiplet\/interposer co-design for power delivery network optimization in heterogeneous 2.5-D ICs,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>11<\/b> (2021) 2148 (DOI: 10.1109\/TCPMT.2021.3113664).","DOI":"10.1109\/TCPMT.2021.3113664"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Zhang, <i>et al<\/i>.: \u201cChallenges and recent prospectives of 3D heterogeneous integration,\u201d E-Prime\u2006\u2014\u2006Adv. Electr. Eng. Electron. Energy <b>2<\/b> (2022) 100052 (DOI: 10.1016\/j.prime.2022.100052).","DOI":"10.1016\/j.prime.2022.100052"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] K. Radhakrishnan, <i>et al<\/i>.: \u201cPower delivery for high-performance microprocessors\u2006\u2014\u2006challenges, solutions, and future trends,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>11<\/b> (2021) 655 (DOI: 10.1109\/TCPMT.2021.3065690).","DOI":"10.1109\/TCPMT.2021.3065690"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Kim, <i>et al<\/i>.: \u201cInterposer power distribution network (PDN) modeling using a segmentation method for 3-D ICs with TSVs,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>3<\/b> (2013) 1891 (DOI: 10.1109\/TCPMT.2013.2276050).","DOI":"10.1109\/TCPMT.2013.2276050"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] K. Cho, <i>et al<\/i>.: \u201cFast and accurate power distribution network modeling of a silicon interposer for 2.5-D\/3-D ICs with multiarray TSVs,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>9<\/b> (2019) 1835 (DOI: 10.1109\/TCPMT.2019.2895083).","DOI":"10.1109\/TCPMT.2019.2895083"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Martin, <i>et al<\/i>.: \u201c2.5D integration of point-of-load DC\/DC converter for minimized interconnection parasitics,\u201d ESARS-ITEC (2016) 1 (DOI: 10.1109\/ESARS-ITEC.2016.7841407).","DOI":"10.1109\/ESARS-ITEC.2016.7841407"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Salahuddin, <i>et al<\/i>.: \u201cThe era of hyper-scaling in electronics,\u201d Nat. Electron. <b>1<\/b> (2018) 442 (DOI: 10.1038\/s41928-018-0117-x).","DOI":"10.1038\/s41928-018-0117-x"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Zhang, <i>et al<\/i>.: \u201cPower delivery network benchmarking for interposer and bridge-chip-based 2.5-D integration,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 99 (DOI: 10.1109\/LED.2017.2779813).","DOI":"10.1109\/LED.2017.2779813"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Zhang, <i>et al<\/i>.: \u201cPower delivery network modeling and benchmarking for emerging heterogeneous integration technologies,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>9<\/b> (2019) 1825 (DOI: 10.1109\/TCPMT.2019.2931568).","DOI":"10.1109\/TCPMT.2019.2931568"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J.S. Pak, <i>et al<\/i>.: \u201cPDN impedance modeling and analysis of 3D TSV IC by using proposed P\/G TSV array model based on separated P\/G TSV and Chip-PDN models,\u201d IEEE Trans. Compon. Packag. Manuf. Technol. <b>1<\/b> (2011) 208 (DOI: 10.1109\/TCPMT.2010.2101771).","DOI":"10.1109\/TCPMT.2010.2101771"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] W. Zhu, <i>et al<\/i>.: \u201cPower and thermal constraints-driven modeling and optimization for through silicon via-based power distribution network,\u201d J. Electron. Packag. <b>140<\/b> (2018) 041002 (DOI: 10.1115\/1.4040670).","DOI":"10.1115\/1.4040670"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Y. Kim, <i>et al<\/i>.: \u201cSegmentation method based modeling and analysis of a glass package power distribution network (PDN),\u201d NOLTA, IEICE <b>11<\/b> (2020) 170 (DOI: 10.1587\/nolta.11.170).","DOI":"10.1587\/nolta.11.170"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] G. Mouslih, <i>et al<\/i>.: \u201cOn analysis of on-chip DC-DC converters for power delivery networks,\u201d IEEE Computer Society Annual Symposium on VLSI (2015) 557 (DOI: 10.1109\/ISVLSI.2015.96).","DOI":"10.1109\/ISVLSI.2015.96"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] P. Coudrain, <i>et al<\/i>.: \u201cActive interposer technology for chiplet-based advanced 3D system architectures,\u201d ECTC (2019) 569 (DOI: 10.1109\/ECTC.2019.00092).","DOI":"10.1109\/ECTC.2019.00092"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H. He, <i>et al<\/i>.: \u201cModeling and analysis of PDN impedance and switching noise in TSV-based 3-D integration,\u201d IEEE Trans. Electron Devices <b>62<\/b> (2015) 1241 (DOI: 10.1109\/TED.2015.2396914).","DOI":"10.1109\/TED.2015.2396914"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Cho, <i>et al<\/i>.: \u201cActive circuit to through silicon via (TSV) noise coupling,\u201d IEEE 18th Conference on Electrical Performance of Electronic Packaging and Systems (2009) 97 (DOI: 10.1109\/EPEPS.2009.5338469).","DOI":"10.1109\/EPEPS.2009.5338469"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] K. Salah, <i>et al<\/i>.: \u201cCompact lumped element model for TSV in 3D-ICs,\u201d ISCAS (2011) 2321 (DOI: 10.1109\/ISCAS.2011.5938067).","DOI":"10.1109\/ISCAS.2011.5938067"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Kim, <i>et al<\/i>.: \u201cAnalysis and reduction of the voltage noise of multi-layer 3D IC with multi-paired power delivery network,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170792 (DOI: 10.1587\/elex.14.20170792).","DOI":"10.1587\/elex.14.20170792"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Araga, <i>et al<\/i>.: \u201cAnalysis and evaluation of noise coupling between through-silicon-vias,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210139 (DOI: 10.1587\/elex.18.20210139).","DOI":"10.1587\/elex.18.20210139"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S.Y. Hou, <i>et al<\/i>.: \u201cIntegrated deep trench capacitor in Si interposer for CoWoS heterogeneous integration,\u201d IEDM (2019) 19.5.1 (DOI: 10.1109\/IEDM19573.2019.8993498).","DOI":"10.1109\/IEDM19573.2019.8993498"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Araga, <i>et al<\/i>.: \u201cLandside capacitor efficacy among multi-chip-module using Si-interposer,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210070 (DOI: 10.1587\/elex.18.20210070).","DOI":"10.1587\/elex.18.20210070"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Fujita, <i>et al<\/i>.: \u201cEvaluation of PDN impedance and power supply noise for different on-chip decoupling structures,\u201d EMC Compo (2013) 142 (DOI: 10.1109\/EMCCompo.2013.6735189).","DOI":"10.1109\/EMCCompo.2013.6735189"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] K. Yamanaga, <i>et al<\/i>.: \u201cState-dependence of on-chip power distribution network capacitance,\u201d IEICE Trans. Electron. <b>E97-C<\/b> (2014) 77 (DOI: 10.1587\/transele.E97.C.77).","DOI":"10.1587\/transele.E97.C.77"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/1\/22_21.20240438\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,11]],"date-time":"2025-01-11T03:28:33Z","timestamp":1736566113000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/1\/22_21.20240438\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,10]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240438","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,1,10]]},"article-number":"21.20240438"}}