{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,29]],"date-time":"2026-05-29T10:18:57Z","timestamp":1780049937572,"version":"3.53.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,10,10]]},"DOI":"10.1587\/elex.21.20240442","type":"journal-article","created":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T22:11:40Z","timestamp":1724623900000},"page":"20240442-20240442","source":"Crossref","is-referenced-by-count":2,"title":["Embedded heat dissipation structure composed of TSVs gradually shrinking from bottom to top in stacked power chips"],"prefix":"10.1587","volume":"21","author":[{"given":"Rui","family":"Hu","sequence":"first","affiliation":[{"name":"Department of Electronics Science, Guizhou University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Mengru","family":"Huang","sequence":"additional","affiliation":[{"name":"Department of Electronics Science, Guizhou University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Linhong","family":"Lu","sequence":"additional","affiliation":[{"name":"Department of Electronics Science, Guizhou University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Fashun","family":"Yang","sequence":"additional","affiliation":[{"name":"Department of Electronics Science, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jiexin","family":"Lin","sequence":"additional","affiliation":[{"name":"Department of Electronics Science, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Kui","family":"Ma","sequence":"additional","affiliation":[{"name":"Department of Electronics Science, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhao","family":"Ding","sequence":"additional","affiliation":[{"name":"Department of Electronics Science, Guizhou University"},{"name":"Semiconductor Power Device Reliability Engineering Research Center of Ministry of Education"},{"name":"Guizhou Provincial Key Lab for Micro-Nano-Electronics and Software"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Akasaka: \u201cThree-dimensional IC trends,\u201d Proc. IEEE <b>74<\/b> (1986) 1703 (DOI: 10.1109\/PROC.1986.13686).","DOI":"10.1109\/PROC.1986.13686"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] R. Weerasekera, <i>et al<\/i>.: \u201cTwo-dimensional and three-dimensional integration of heterogeneous electronic systems under cost, performance, and technological constraints,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>28<\/b> (2009) 1237 (DOI: 10.1109\/TCAD.2009.2021734).","DOI":"10.1109\/TCAD.2009.2021734"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Satomi, <i>et al<\/i>.: \u201cThermal placement on PCB of components including 3D ICs,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20190737 (DOI: 10.1587\/elex.17.20190737).","DOI":"10.1587\/elex.17.20190737"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] G. Chen, <i>et al<\/i>.: \u201cThrough-silicon-via interposers with Cu-level electrical conductivity and Si-level thermal expansion based on carbon nanotube-Cu composites for microelectronic packaging applications,\u201d ACS Appl. Nano Mater. <b>4<\/b> (2021) 869 (DOI: 10.1021\/acsanm.0c03278).","DOI":"10.1021\/acsanm.0c03278"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. Wei, <i>et al<\/i>.: \u201cLow-temperature sandwich structure wafer-level hermetic packaging via three-layer simultaneous bonding for 3-D microsystems,\u201d IEEE Trans. Compon., Packag. Manuf. Technol. <b>12<\/b> (2022) 1591 (DOI: 10.1109\/TCPMT.2022.3205336).","DOI":"10.1109\/TCPMT.2022.3205336"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. He, <i>et al<\/i>.: \u201cInvestigation of heat transfer performance for through-silicon via embedded in micro pin fins in 3D integrated chips,\u201d International Journal of Heat and Mass Transfer <b>214<\/b> (2023) 124442 (DOI: 10.1016\/j.ijheatmasstransfer.2023.124442).","DOI":"10.1016\/j.ijheatmasstransfer.2023.124442"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X.K. Yin, <i>et al<\/i>.: \u201cThree-dimensional integration of switching and light-sensitive organic transistors in solution processes for flexible high-resolution active-matrix optical imager,\u201d IEEE Electron Device Lett. <b>44<\/b> (2023) 1504 (DOI: 10.1109\/LED.2023.3297852).","DOI":"10.1109\/LED.2023.3297852"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Manley, <i>et al<\/i>.: \u201cDesign space exploration for power delivery network in next generation 3D heterogeneous integration architectures,\u201d IEEE 74th Electronic Components and Technology Conference (ECTC) (2024) 2223 (DOI: 10.1109\/ECTC51529.2024.00378).","DOI":"10.1109\/ECTC51529.2024.00378"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Motoyoshi: \u201cThrough-silicon via (TSV),\u201d Proc. IEEE <b>97<\/b> (2009) 43 (DOI: 10.1109\/JPROC.2008.2007462).","DOI":"10.1109\/JPROC.2008.2007462"},{"key":"10","unstructured":"[10] J. Dukovic, <i>et al<\/i>.: \u201cThrough-silicon-via technology for 3D integration,\u201d IEEE International Memory Workshop (2010) 1 (DOI: 10.1109\/IMW.2010.5488399)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H.V. Nguyen, <i>et al<\/i>.: \u201cTSV geometrical variations and optimization metric with repeaters for 3D IC,\u201d IEICE Trans. Electron <b>E95-C<\/b> (2012) 1864 (DOI: 10.1587\/transele.E95.C.1864).","DOI":"10.1587\/transele.E95.C.1864"},{"key":"12","unstructured":"[12] M. Wietstruck, <i>et al<\/i>.: \u201cSiGe BiCMOS technology with embedded through-silicon vias and interposer fan-out wafer-level packaging platform,\u201d European Microwave Conference in Central Europe (EuMCE) (2019) 332."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Z. Zhang, <i>et al<\/i>.: \u201cA novel silicon-air-silicon through-silicon-via structure realized using double-side partially overlapping etching,\u201d IEEE Electron Device Lett. <b>41<\/b> (2020) 1544 (DOI: 10.1109\/LED.2020.3018299).","DOI":"10.1109\/LED.2020.3018299"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Cong and Y. Zhang: \u201cThermal-driven multilevel routing for 3D ICs,\u201d Asia and South Pacific Design Automation Conference (2005) 121 (DOI: 10.1109\/ASPDAC.2005.1466143).","DOI":"10.1145\/1120725.1120787"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Z.M. Zhu, <i>et al<\/i>.: \u201cAn analytical thermal model for 3D integrated circuit considering through silicon via,\u201d Acta Physica Sinica <b>60<\/b> (2011) 118401 (DOI: 10.7498\/aps.60.118001).","DOI":"10.7498\/aps.60.118001"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] K. Athikulwongse, <i>et al<\/i>.: \u201cExploiting die-to-die thermal coupling in 3D IC placement,\u201d DAC Design Automation Conference (2012) 741 (DOI: 10.1145\/2228360.2228495).","DOI":"10.1145\/2228360.2228495"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Todri, <i>et al<\/i>.: \u201cA study of tapered 3-D TSVs for power and thermal integrity,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>21<\/b> (2013) 306 (DOI: 10.1109\/TVLSI.2012.2187081).","DOI":"10.1109\/TVLSI.2012.2187081"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] P. Hsu, <i>et al<\/i>.: \u201cStacking signal TSV for thermal dissipation in global routing for 3-D IC,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>33<\/b> (2014) 1031 (DOI: 10.1109\/TCAD.2014.2307488).","DOI":"10.1109\/TCAD.2014.2307488"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] F.J. Wang and N.M. Yu: \u201cThermal management of coaxial through-silicon-via (C-TSV)-based three-dimensional integrated circuit (3D IC),\u201d IEICE Electron. Express <b>13<\/b> (2016) 20151117 (DOI: 10.1587\/elex.13.20151117).","DOI":"10.1587\/elex.13.20151117"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Liu, <i>et al<\/i>.: \u201cAnalytical model of internal heat transfer of a power chip with through silicon via,\u201d IEEE 12th International Conference on ASIC (ASICON) (2017) 588 (DOI: 10.1109\/ASICON.2017.8252544).","DOI":"10.1109\/ASICON.2017.8252544"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] U. Pasupulety, <i>et al<\/i>.: \u201cThermal aware design for through-silicon via (TSV) based 3D network-on-chip (NoC) architectures,\u201d 8th International Symposium on Embedded Computing and System Design (ISED) (2018) 236 (DOI: 10.1109\/ISED.2018.8704109).","DOI":"10.1109\/ISED.2018.8704109"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P. Xu, <i>et al<\/i>.: \u201cThermal performance analysis of carbon materials based TSV in three dimensional integrated circuits,\u201d IEEE Access <b>11<\/b> (2023) 75285 (DOI: 10.1109\/ACCESS.2023.3297222).","DOI":"10.1109\/ACCESS.2023.3297222"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] A. Oukaira, <i>et al<\/i>.: \u201cIntegrated thermal management strategies for 3D chip stacking with through-silicon vias (TSV),\u201d 4th International Conference on Innovative Research in Applied Science, Engineering and Technology (2024) 1 (DOI: 10.1109\/IRASET60544.2024.10548169).","DOI":"10.1109\/IRASET60544.2024.10548169"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] C. Torregiani, <i>et al<\/i>.: \u201cThermal analysis of hot spots in advanced 3D-stacked structures,\u201d 15th International Workshop on Thermal Investigations of ICs and Systems (2009) 56.","DOI":"10.1109\/EPTC.2009.5416563"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Kikuchi, <i>et al<\/i>.: \u201cThermal characterization and modeling of BEOL for 3D integration,\u201d IEEE CPMT Symposium Japan (ICSJ) (2015) 97 (DOI: 10.1109\/ICSJ.2015.7357370).","DOI":"10.1109\/ICSJ.2015.7357370"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Chai, <i>et al<\/i>.: \u201cAn effective approach for thermal performance analysis of 3-D integrated circuits with through-silicon vias,\u201d IEEE Trans. Compon., Packag. Manuf. Technol. <b>9<\/b> (2019) 877 (DOI: 10.1109\/TCPMT.2019.2893323).","DOI":"10.1109\/TCPMT.2019.2893323"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] G.Y. Tang, <i>et al<\/i>.: \u201cIntegrated liquid cooling systems for 3-D stacked TSV modules,\u201d IEEE Trans. Compon. Packag. Technol. <b>33<\/b> (2010) 184 (DOI: 10.1109\/TCAPT.2009.2033039).","DOI":"10.1109\/TCAPT.2009.2033039"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M.M. Sabry, <i>et al<\/i>.: \u201cGreenCool: an energy-efficient liquid cooling design technique for 3-D MPSoCs via channel width modulation,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>32<\/b> (2013) 524 (DOI: 10.1109\/TCAD.2012.2226032).","DOI":"10.1109\/TCAD.2012.2226032"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C. Mandalapu, <i>et al<\/i>.: \u201cDesign, fabrication, and testing of a liquid cooling platform for high power 3D-ICs,\u201d International Symposium on Next Generation Electronics (ISNE) (2019) 1 (DOI: 10.1109\/ISNE.2019.8896611).","DOI":"10.1109\/ISNE.2019.8896611"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y.Y. Wang, <i>et al<\/i>.: \u201cAnalytical heat transfer model for a TTSVs-based thermal mitigation power chip,\u201d Journal of Semiconductor Technology and Science <b>21<\/b> (2021) 175 (DOI: 10.5573\/JSTS.2021.21.3.175).","DOI":"10.5573\/JSTS.2021.21.3.175"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240442\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,12]],"date-time":"2024-10-12T03:29:08Z","timestamp":1728703748000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240442\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,10]]},"references-count":30,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240442","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024,10,10]]},"article-number":"21.20240442"}}