{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,21]],"date-time":"2025-11-21T11:32:47Z","timestamp":1763724767131},"reference-count":32,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,10,10]]},"DOI":"10.1587\/elex.21.20240491","type":"journal-article","created":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T22:12:48Z","timestamp":1725487968000},"page":"20240491-20240491","source":"Crossref","is-referenced-by-count":2,"title":["A stimulus identification method for high-resolution ADC linearity testing using low-precision ramp signals"],"prefix":"10.1587","volume":"21","author":[{"given":"Jiangduo","family":"Fu","sequence":"first","affiliation":[{"name":"State Key Laboratory of Advanced Power Transmission Technology"},{"name":"China Electric Power Research Institute"}]},{"given":"Zhaoliang","family":"Guan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Advanced Power Transmission Technology"},{"name":"China Electric Power Research Institute"}]},{"given":"Jinhui","family":"Cheng","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Advanced Power Transmission Technology"},{"name":"China Electric Power Research Institute"}]},{"given":"Hangyu","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Advanced Power Transmission Technology"},{"name":"China Electric Power Research Institute"}]},{"given":"Jinkun","family":"Ke","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Advanced Power Transmission Technology"},{"name":"China Electric Power Research Institute"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] L. Wilson: \u201cInternational technology roadmap for semiconductors (ITRS),\u201d Tech. Rep., Semicond. Ind. Assoc. (2013)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Doernberg, <i>et al<\/i>.: \u201cFull-speed testing of A\/D converters,\u201d IEEE J. Solid-State Circuits <b>19<\/b> (1984) 820 (DOI: 10.1109\/JSSC.1984.1052232).","DOI":"10.1109\/JSSC.1984.1052232"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Kuyel: \u201cLinearity testing issues of analog to digital converters,\u201d Proc. Int. Test Conf. (1999) 747 (DOI: 10.1109\/TEST.1999.805804).","DOI":"10.1109\/TEST.1999.805804"},{"key":"4","unstructured":"[4] \u201cIEEE Standard for Terminology and Test Methods for Analog-to-Digital Converters,\u201d IEEE Std 1241-2010 (2011)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. Jin, <i>et al<\/i>.: \u201cAn on-chip ADC BIST solution and the BIST enabled calibration scheme,\u201d Proc. Int. Test Conf. (2017) 1 (DOI: 10.1109\/TEST.2017.8242032).","DOI":"10.1109\/TEST.2017.8242032"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] T. Chen and D. Chen: \u201cBuilt-in self-test and self-calibration for analog and mixed signal circuits,\u201d Proc. Int. Test Conf. (2019) 1 (DOI: 10.1109\/ITC44170.2019.9000120).","DOI":"10.1109\/ITC44170.2019.9000120"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A.S. Emara, <i>et al<\/i>.: \u201cAn area-efficient high-resolution segmented \u03a3\u0394-DAC for built-in self-test applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 1861 (DOI: 10.1109\/TVLSI.2021.3106014).","DOI":"10.1109\/TVLSI.2021.3106014"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M. Ganji, <i>et al<\/i>.: \u201cAll digital low-overhead SAR ADC built-in self-test for fault detection and diagnosis,\u201d Proc. IEEE VLSI Test Symp. (2022) 1 (DOI: 10.1109\/VTS52500.2021.9794271).","DOI":"10.1109\/VTS52500.2021.9794271"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] A. Pavlidis, <i>et al<\/i>.: \u201cSymBIST: symmetry-based analog and mixed-signal built-in self-test for functional safety,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 2580 (DOI: 10.1109\/TCSI.2021.3067180).","DOI":"10.1109\/TCSI.2021.3067180"},{"key":"10","unstructured":"[10] M. Burns and G.W. Roberts: <i>An Introduction to Mixed-Signal IC Test and Measurement<\/i> (Oxford University Press, New York, 2012)."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] E. Korhonen, <i>et al<\/i>.: \u201cA robust algorithm to identify the test stimulus in histogram-based A\/D converter testing,\u201d IEEE Trans. Instrum. Meas. <b>56<\/b> (2007) 2369 (DOI: 10.1109\/TIM.2007.908133).","DOI":"10.1109\/TIM.2007.908133"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. Laraba, <i>et al<\/i>.: \u201cExploiting pipeline ADC properties for a reduced-code linearity test technique,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 2391 (DOI: 10.1109\/TCSI.2015.2469014).","DOI":"10.1109\/TCSI.2015.2469014"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] V. P\u00e1lfi: \u201cAn improved sine wave histogram test method for ADC characterization,\u201d IEEE Trans. Instrum. Meas. <b>68<\/b> (2019) 3446 (DOI: 10.1109\/TIM.2018.2878593).","DOI":"10.1109\/TIM.2018.2878593"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Duan, <i>et al<\/i>.: \u201cHigh-constancy offset generator robust to CDAC nonlinearity for SEIR-based ADC BIST,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2015) 3016 (DOI: 10.1109\/ISCAS.2015.7169322).","DOI":"10.1109\/ISCAS.2015.7169322"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A.J. Gines, <i>et al<\/i>.: \u201cLinearity test of high-speed high-performance ADCs using a self-testable on-chip generator,\u201d Proc. IEEE Eur. Test Symp. (2016) 1 (DOI: 10.1109\/ETS.2016.7519308).","DOI":"10.1109\/ETS.2016.7519308"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Duan, <i>et al<\/i>.: \u201cLow-cost dithering generator for accurate ADC linearity test,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2016) 1474 (DOI: 10.1109\/ISCAS.2016.7527536).","DOI":"10.1109\/ISCAS.2016.7527536"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] H. Meng, <i>et al<\/i>.: \u201cA high constancy rail-to-rail level shift generator for SEIR-based BIST circuit for ADCs,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2018) 1 (DOI: 10.1109\/ISCAS.2018.8351689).","DOI":"10.1109\/ISCAS.2018.8351689"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G. Renaud, <i>et al<\/i>.: \u201cFully differential 4-V output range 14.5-ENOB stepwise ramp stimulus generator for on-chip static linearity test of ADCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 281 (DOI: 10.1109\/TVLSI.2018.2876976).","DOI":"10.1109\/TVLSI.2018.2876976"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Jain, <i>et al<\/i>.: \u201cLow cost dynamic error detection in linearity testing of SAR ADCs,\u201d Proc. Int. Test Conf. (2017) 1 (DOI: 10.1109\/TEST.2017.8242030).","DOI":"10.1109\/TEST.2017.8242030"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] G. Renaud, <i>et al<\/i>.: \u201cAnalysis of an efficient on-chip servo-loop technique for reduced-code static linearity test of pipeline ADCs,\u201d Proc. IEEE VLSI Test Symp. (2017) 1 (DOI: 10.1109\/TEST.2017.8242030).","DOI":"10.1109\/VTS.2017.7928951"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Schat: \u201cADC test methods using an impure stimulus: a survey,\u201d Proc. IEEE Eur. Test Symp. (2018) 1 (DOI: 10.1109\/ETS.2018.8400687).","DOI":"10.1109\/ETS.2018.8400687"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S.K. Chaganti, <i>et al<\/i>.: \u201cFast and accurate linearity test for DACs with various architectures using segmented models,\u201d Proc. Int. Test Conf. (2018) 1 (DOI: 10.1109\/TEST.2018.8624753).","DOI":"10.1109\/TEST.2018.8624753"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] V. Varier and N. Sun: \u201cHigh-precision ADC testing with relaxed reference voltage stationarity,\u201d IEEE Trans. Instrum. Meas. <b>70<\/b> (2021) 1 (DOI: 10.1109\/TIM.2020.3031208).","DOI":"10.1109\/TIM.2020.3031208"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Jin, <i>et al<\/i>.: \u201cAccurate testing of analog-to-digital converters using low linearity signals with stimulus error identification and removal,\u201d IEEE Trans. Instrum. Meas. <b>54<\/b> (2005) 1188 (DOI: 10.1109\/TIM.2005.847240).","DOI":"10.1109\/TIM.2005.847240"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] E. Korhonen, <i>et al<\/i>.: \u201cCombining the standard histogram method and a stimulus identification algorithm for A\/D converter INL testing with a low-quality sine wave stimulus,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 1166 (DOI: 10.1109\/TCSI.2009.2030096).","DOI":"10.1109\/TCSI.2009.2030096"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] X. Jin and N. Sun: \u201cLow-cost high-quality constant offset injection for SEIR-based ADC built-in-self-test,\u201d Proc. IEEE Int. Symp. Circuits Syst. (2014) 285 (DOI: 10.1109\/ISCAS.2014.6865121).","DOI":"10.1109\/ISCAS.2014.6865121"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Zhuang, <i>et al<\/i>.: \u201cEffect of flicker noise on SEIR for accurate ADC linearity testing,\u201d Proc. IEEE Int. Midwest Symp. Circuits Syst. (2015) 1 (DOI: 10.1109\/MWSCAS.2015.7282187).","DOI":"10.1109\/MWSCAS.2015.7282187"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] T. Chen and D. Chen: \u201cUltrafast stimulus error removal algorithm for ADC linearity test,\u201d Proc. IEEE VLSI Test Symp. (2015) 1 (DOI: 10.1109\/VTS.2015.7116249).","DOI":"10.1109\/VTS.2015.7116249"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] W. Chen, <i>et al<\/i>.: \u201cCombining the histogram method and the ultrafast segmented model identification of linearity errors algorithm for ADC linearity testing,\u201d Proc. IEEE Eur. Test Symp. (2016) 1 (DOI: 10.1109\/ETS.2016.7519298).","DOI":"10.1109\/ETS.2016.7519298"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T. Chen, <i>et al<\/i>.: \u201cUSER-SMILE: ultrafast stimulus error removal and segmented model identification of linearity errors for ADC built-in self-test,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 2059 (DOI: 10.1109\/TCSI.2017.2775632).","DOI":"10.1109\/TCSI.2017.2775632"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] T. Chen, <i>et al<\/i>.: \u201cA low-cost on-chip built-in self-test solution for ADC linearity test,\u201d IEEE Trans. Instrum. Meas. <b>69<\/b> (2020) 3516 (DOI: 10.1109\/TIM.2019.2936716).","DOI":"10.1109\/TIM.2019.2936716"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] T. Chen, <i>et al<\/i>.: \u201cAn ultrafast multibit\/stage pipelined ADC testing and calibration method,\u201d IEEE Trans. Instrum. Meas. <b>69<\/b> (2020) 729 (DOI: 10.1109\/TIM.2019.2907035).","DOI":"10.1109\/TIM.2019.2907035"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240491\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,10,12]],"date-time":"2024-10-12T03:30:21Z","timestamp":1728703821000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/19\/21_21.20240491\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,10,10]]},"references-count":32,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240491","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,10,10]]},"article-number":"21.20240491"}}