{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:13:36Z","timestamp":1740140016367,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,11,25]]},"DOI":"10.1587\/elex.21.20240500","type":"journal-article","created":{"date-parts":[[2024,10,21]],"date-time":"2024-10-21T22:10:07Z","timestamp":1729548607000},"page":"20240500-20240500","source":"Crossref","is-referenced-by-count":0,"title":["A synthesizable spread spectrum clock generator based on type-II\/III fractional-&lt;i&gt;N&lt;\/i&gt; DPLL"],"prefix":"10.1587","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-5653-9983","authenticated-orcid":false,"given":"Waleed","family":"Madany","sequence":"first","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H\u00f2ngy\u00e9","family":"Hu\u00e1ng","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bangan","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ashbir","family":"Aviat Fadila","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zezheng","family":"Liu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenqian","family":"Wang","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Junjun","family":"Qiu","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jill","family":"Mayeda","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Atsushi","family":"Shirane","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kenichi","family":"Okada","sequence":"additional","affiliation":[{"name":"Department of Electrical and Electronic Engineering, Tokyo Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. Tohya and N. Toya: \u201cA novel design methodology of the on-chip power distribution network enhancing the performance and suppressing EMI of the SoC,\u201d IEEE Int. Symp. Circuits and Syst. (ISCAS) (2007) 889 (DOI: 10.1109\/ISCAS.2007.378049).","DOI":"10.1109\/ISCAS.2007.378049"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. Sheng, <i>et al.<\/i>: \u201cA low-power and portable spread spectrum clock generator for SoC applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>19<\/b> (2011) 1113 (DOI: 10.1109\/TVLSI.2010.2044903).","DOI":"10.1109\/TVLSI.2010.2044903"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] G. Matig-a, <i>et al.<\/i>: \u201cEMI susceptibility of high speed differential wireline communication front-ends,\u201d IEEE Int. Symp. on Electrom. Comptability (EMC) Europe (2016) 382 (DOI: 10.1109\/EMCEurope.2016.7739211).","DOI":"10.1109\/EMCEurope.2016.7739211"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J.M. Redout and M. Steyaert: <i>EMC of Analog Integrated Circuits<\/i> (Springer, 2010) 1st ed. (DOI: 10.1007\/978-90-481-3230-0).","DOI":"10.1007\/978-90-481-3230-0"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] G.A. Matig-a, <i>et al.<\/i>: \u201cAn integrated LVDS transmitter-receiver system with increased self-immunity to EMI in 0.18-\u00b5m CMOS,\u201d IEEE Trans. Electromagn. Compt. <b>58<\/b> (2016) 231 (DOI: 10.1109\/TEMC.2015.2505005).","DOI":"10.1109\/TEMC.2015.2505005"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Chen, <i>et al.<\/i>: \u201cLow-voltage low-power LVDS drivers,\u201d IEEE J. Solid-State Circuits <b>40<\/b> (2005) 472 (DOI: 10.1109\/JSSC.2004.840955).","DOI":"10.1109\/JSSC.2004.840955"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Komatsu, <i>et al.<\/i>: \u201cA 0.6-V adaptive voltage swing serial link transmitter using near threshold body bias control and jitter estimation,\u201d IEICE Trans. Electron. <b>E103-C<\/b> (2020) 497 (DOI: 10.1587\/transele.2019CTP0002).","DOI":"10.1587\/transele.2019CTP0002"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] S. Damphousse, <i>et al.<\/i>: \u201cAll digital spread spectrum clock generator for EMI reduction,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 145 (DOI: 10.1109\/JSSC.2006.886525).","DOI":"10.1109\/JSSC.2006.886525"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Kokubo, <i>et al.<\/i>: \u201cSpread-spectrum clock generator for serial ATA using fractional PLL controlled by <i>\u0394\u03a3<\/i> modulator with level shifter,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) (2005) 160 (DOI: 10.1109\/ISSCC.2005.1493918).","DOI":"10.1109\/ISSCC.2005.1493918"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D. De Caro, <i>et al.<\/i>: \u201cA 3.3GHz spread-spectrum clock generator supporting discontinuous frequency modulations in 28nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2074 (DOI: 10.1109\/JSSC.2015.2423977).","DOI":"10.1109\/JSSC.2015.2423977"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K.-H. Cheng, <i>et al.<\/i>: \u201cA 0.77ps RMS jitter 6-GHz spread-spectrum clock generator using a compensated phase-rotating technique,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 1198 (DOI: 10.1109\/JSSC.2011.2105690).","DOI":"10.1109\/JSSC.2011.2105690"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] N. Markulic, <i>et al.<\/i>: \u201cA DTC-based subsampling PLL capable of self-calibrated fractional synthesis and two-point modulation,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 3078 (DOI: 10.1109\/JSSC.2016.2596766).","DOI":"10.1109\/JSSC.2016.2596766"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S.-A. Yu and P. King: \u201cA 0.65-V 2.5-GHz fractional-<i>N<\/i> synthesizer with two-point 2-Mb\/s GFSK data modulation,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 2411 (DOI: 10.1109\/JSSC.2009.2023156).","DOI":"10.1109\/JSSC.2009.2023156"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Lee, <i>et al.<\/i>: \u201cSelf-calibrated two-point delta-sigma modulation technique for RF transmitters,\u201d IEEE Trans. Microwave Theory Techn. <b>58<\/b> (2010) 1748 (DOI: 10.1109\/TMTT.2010.2049693).","DOI":"10.1109\/TMTT.2010.2049693"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] G. Marzin, <i>et al.<\/i>: \u201cA 20Mb\/s phase modulator based on a 3.6GHz digital PLL with -36dB EVM at 5mW power,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2974 (DOI: 10.1109\/JSSC.2012.2217854).","DOI":"10.1109\/JSSC.2012.2217854"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] H. Sun, <i>et al.<\/i>: \u201cA 951-fs<sub>rms<\/sub> period jitter 3.2% modulation range in-band modulation spread-spectrum clock generator,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 426 (DOI: 10.1109\/JSSC.2019.2952852).","DOI":"10.1109\/JSSC.2019.2952852"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] K.-Y. Shen, <i>et al.<\/i>: \u201cA flexible, low-power analog PLL for SoC and processors in 14nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 2109 (DOI: 10.1109\/TCSI.2017.2784319).","DOI":"10.1109\/TCSI.2017.2784319"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. Caro, <i>et al.<\/i>: \u201cA 1.27GHz, all-digital spread spectrum clock generator\/synthesizer in 65nm CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1048 (DOI: 10.1109\/JSSC.2010.2043461).","DOI":"10.1109\/JSSC.2010.2043461"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] I.-T. Lee, <i>et al.<\/i>: \u201cAn all-digital spread-spectrum clock generator with self-calibrated bandwidth,\u201d IEEE Tran. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 2813 (DOI: 10.1109\/TCSI.2013.2252715).","DOI":"10.1109\/TCSI.2013.2252715"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] B. Liu, <i>et al.<\/i>: \u201cA fully-synthesizable fractional-<i>N<\/i> injection-locked PLL for digital clocking with triangle\/sawtooth spread-spectrum modulation capability in 5-nm CMOS,\u201d IEEE Solid-State Circuits Lett. <b>3<\/b> (2020) 34 (DOI: 10.1109\/LSSC.2020.2967744).","DOI":"10.1109\/LSSC.2020.2967744"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] W. Deng, <i>et al.<\/i>: \u201cA self-adapted two-point modulation type-II digital PLL for fast chirp rate and wide chirp-bandwidth FMCW signal generation,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2021) 1162 (DOI: 10.1109\/JSSC.2021.3129900).","DOI":"10.1109\/JSSC.2021.3129900"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] W. Madany, <i>et al.<\/i>: \u201cA fully synthesizable DPLL with background gain mismatch calibrated feedforward phase noise cancellation path,\u201d IEEE 49th European Solid-State Circuits Conf. (ESSCIRC) (2023) 265 (DOI: 10.1109\/ESSCIRC59616.2023.10268737).","DOI":"10.1109\/ESSCIRC59616.2023.10268737"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D. Tasca, <i>et al.<\/i>: \u201cA 2.9-4.0-GHz fractional-<i>N<\/i> digital PLL with bang-bang phase detector and 560-fs<sub>rms<\/sub> integrated jitter at 4.5-mW power,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2745 (DOI: 10.1109\/JSSC.2011.2162917).","DOI":"10.1109\/JSSC.2011.2162917"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] A. Elkholy, <i>et al.<\/i>: \u201cA 3.7mW low-noise wide-bandwidth 4.5GHz digital fractional-<i>N<\/i> PLL using time amplifier-based TDC,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 867 (DOI: 10.1109\/JSSC.2014.2385753).","DOI":"10.1109\/JSSC.2014.2385753"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] B. Liu, <i>et al.<\/i>: \u201cA fully synthesizable fractional-<i>N<\/i> MDLL with zero-order interpolation-based DTC nonlinearity calibration and two-step hybrid phase offset calibration,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2020) 603 (DOI: 10.1109\/TCSI.2020.3035373).","DOI":"10.1109\/TCSI.2020.3035373"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] D. Cherniak, <i>et al.<\/i>: \u201cPLL-based wideband frequency modulator: two-point injection versus pre-emphasis technique,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 914 (DOI: 10.1109\/TCSI.2017.2763581).","DOI":"10.1109\/TCSI.2017.2763581"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] V. Kratyuk, <i>et al.<\/i>: \u201cA design procedure for all-digital phase-locked loops based on a charge-pump phase-locked-loop analogy,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>54<\/b> (2007) 247 (DOI: 10.1109\/TCSII.2006.889443).","DOI":"10.1109\/TCSII.2006.889443"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] A. Elkholy, <i>et al.<\/i>: \u201cA 2.0-5.5GHz wide bandwidth ring-based digital fractional-<i>N<\/i> PLL with extended range multi-modulus divider,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 1771 (DOI: 10.1109\/JSSC.2016.2557807).","DOI":"10.1109\/JSSC.2016.2557807"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] W. Wu, <i>et al.<\/i>: \u201cA 14-nm ultra-low jitter fractional-<i>N<\/i> PLL using a DTC range reduction technique and a reconfigurable dual-core VCO,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 3756 (DOI: 10.1109\/JSSC.2021.3111134).","DOI":"10.1109\/JSSC.2021.3111134"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H. Park, <i>et al.<\/i>: \u201cA low-jitter ring-DCO-based fractional-<i>N<\/i> digital PLL with a 1\/8 DTC-range-reduction technique using a quadruple-timing-margin phase selector,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 3527 (DOI: 10.1109\/JSSC.2022.3200475).","DOI":"10.1109\/JSSC.2022.3200475"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] K. Kwon, <i>et al.<\/i>: \u201cPLL fractional spur\u2019s impact on FSK spectrum and a synthesizable ADPLL for a bluetooth transmitter,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1271 (DOI: 10.1109\/JSSC.2023.3236640).","DOI":"10.1109\/JSSC.2023.3236640"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] S. Kundu, <i>et al.<\/i>: \u201cA self-calibrated 2-bit time-period comparator-based synthesized fractional-<i>N<\/i> MDLL in 22-nm FinFET CMOS,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 43 (DOI: 10.1109\/JSSC.2020.3021279).","DOI":"10.1109\/JSSC.2020.3021279"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] S. Levantino, <i>et al.<\/i>: \u201cAn adaptive pre-distortion technique to mitigate the DTC nonlinearity in digital PLLs,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1762 (DOI: 10.1109\/JSSC.2014.2314436).","DOI":"10.1109\/JSSC.2014.2314436"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/22\/21_21.20240500\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,30]],"date-time":"2024-11-30T03:28:43Z","timestamp":1732937323000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/22\/21_21.20240500\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,25]]},"references-count":33,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240500","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,11,25]]},"article-number":"21.20240500"}}