{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,13]],"date-time":"2025-11-13T07:25:10Z","timestamp":1763018710071,"version":"3.28.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,11,10]]},"DOI":"10.1587\/elex.21.20240555","type":"journal-article","created":{"date-parts":[[2024,9,30]],"date-time":"2024-09-30T22:13:24Z","timestamp":1727734404000},"page":"20240555-20240555","source":"Crossref","is-referenced-by-count":1,"title":["Low-cache high-deterministic mesochronous dual-clock FIFO buffer"],"prefix":"10.1587","volume":"21","author":[{"given":"Hao","family":"Wang","sequence":"first","affiliation":[{"name":"School of Information Science and Engineering, Zhejiang Sci-Tech University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chengqun","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Information Science and Engineering, Zhejiang Sci-Tech University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiqiang","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Information Science and Engineering, Zhejiang Sci-Tech University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"doi-asserted-by":"crossref","unstructured":"[1] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage micro-processor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","key":"1","DOI":"10.1109\/JSSC.2015.2418713"},{"doi-asserted-by":"crossref","unstructured":"[2] G. Dimitrakopoulos, <i>et al<\/i>.: \u201cVirtual-channel flow control across mesochronous clock domains,\u201d 2022 11th International Conference on Modern Circuits and Systems Technologies (MOCAST) (2022) 1 (DOI: 10.1109\/MOCAST54814.2022.9837772).","key":"2","DOI":"10.1109\/MOCAST54814.2022.9837772"},{"doi-asserted-by":"crossref","unstructured":"[3] T. Chelcea and S.M. Nowick: \u201cRobust interfaces for mixed-timing systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>12<\/b> (2004) 857 (DOI: 10.1109\/TVLSI.2004.831476).","key":"3","DOI":"10.1109\/TVLSI.2004.831476"},{"doi-asserted-by":"crossref","unstructured":"[4] A.M.S. Abdelhadi and M.R. Greenstreet: \u201cInterleaved architectures for high-throughput synthesizable synchronization FIFOs,\u201d 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2017) 41 (DOI: 10.1109\/ASYNC.2017.20).","key":"4","DOI":"10.1109\/ASYNC.2017.20"},{"doi-asserted-by":"crossref","unstructured":"[5] Z. Yu and B.M. Baas: \u201cHigh performance, energy efficiency, and scalability with GALS chip multiprocessors,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 66 (DOI: 10.1109\/TVLSI.2008.2001947).","key":"5","DOI":"10.1109\/TVLSI.2008.2001947"},{"doi-asserted-by":"crossref","unstructured":"[6] P. Teehan, <i>et al<\/i>.: \u201cA survey and taxonomy of GALS design styles,\u201d IEEE Des. Test Comput. <b>24<\/b> (2007) 418 (DOI: 10.1109\/MDT.2007.151).","key":"6","DOI":"10.1109\/MDT.2007.151"},{"doi-asserted-by":"crossref","unstructured":"[7] R. Dobkin, <i>et al<\/i>.: \u201cHigh rate data synchronization in GALS SoCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>14<\/b> (2006) 1063 (DOI: 10.1109\/TVLSI.2006.884148).","key":"7","DOI":"10.1109\/TVLSI.2006.884148"},{"doi-asserted-by":"crossref","unstructured":"[8] P. Marcin and K. Erwi\u0144ski: \u201cSynchronization of electrical drives via EtherCAT fieldbus communication modules,\u201d Energies <b>15<\/b> (2022) 604 (DOI: 10.3390\/en15020604).","key":"8","DOI":"10.3390\/en15020604"},{"doi-asserted-by":"crossref","unstructured":"[9] S.-M. Park, <i>et al.<\/i>: \u201cSynchronization improvement of distributed clocks in EtherCAT networks,\u201d IEEE Commun. Lett. <b>21<\/b> (2017) 1277 (DOI: 10.1109\/LCOMM.2017.2668400).","key":"9","DOI":"10.1109\/LCOMM.2017.2668400"},{"doi-asserted-by":"crossref","unstructured":"[10] L. Cao, <i>et al<\/i>.: \u201cInnovation of EtherCAT adaptive synchronization control in embedded CNC,\u201d International Journal of Communication Systems <b>36<\/b> (2023) e5462 (DOI: 10.1002\/dac.5462).","key":"10","DOI":"10.1002\/dac.5462"},{"doi-asserted-by":"crossref","unstructured":"[11] C. Lin, <i>et al<\/i>.: \u201cA metastability risk prediction and mitigation technique for clock-domain crossing with single-stage synchronizer in near-threshold-voltage multivoltage\/frequency-domain network-on-chip,\u201d IEEE J. Solid-State Circuits <b>59<\/b> (2024) 616 (DOI: 10.1109\/JSSC.2023.3283961).","key":"11","DOI":"10.1109\/JSSC.2023.3283961"},{"doi-asserted-by":"crossref","unstructured":"[12] R. Ginosar: \u201cMetastability and synchronizers: a tutorial,\u201d IEEE Des. Test Comput. <b>28<\/b> (2011) 23 (DOI: 10.1109\/MDT.2011.113).","key":"12","DOI":"10.1109\/MDT.2011.113"},{"doi-asserted-by":"crossref","unstructured":"[13] S.M.T. Adl and S. Mohammadi: \u201cA high performance dual clock elastic FIFO network interface for GALS NoC,\u201d Microelectronics Journal <b>76<\/b> (2018) 69 (DOI: 10.1016\/j.mejo.2018.04.014).","key":"13","DOI":"10.1016\/j.mejo.2018.04.014"},{"doi-asserted-by":"crossref","unstructured":"[14] E. Xie and J. Zhou: \u201cAnalysis and comparison of asynchronous FIFO and synchronous FIFO,\u201d 2023 IEEE 2nd International Conference on Electrical Engineering, Big Data and Algorithms (EEBDA) (2023) 260 (DOI: 10.1109\/EEBDA56825.2023.10090586).","key":"14","DOI":"10.1109\/EEBDA56825.2023.10090586"},{"doi-asserted-by":"crossref","unstructured":"[15] A. Strano, <i>et al.<\/i>: \u201cA library of dual-clock FIFOs for cost-effective and flexible MPSoC design,\u201d 2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation (IC-SAMOS) (2010) 20 (DOI: 10.1109\/ICSAMOS.2010.5642098).","key":"15","DOI":"10.1109\/ICSAMOS.2010.5642098"},{"doi-asserted-by":"crossref","unstructured":"[16] S.-M. Park, <i>et al<\/i>.: \u201cTime synchronization between EtherCAT network and external processor,\u201d IEEE Commun. Lett. <b>25<\/b> (2021) 103 (DOI: 10.1109\/LCOMM.2020.3027388).","key":"16","DOI":"10.1109\/LCOMM.2020.3027388"},{"doi-asserted-by":"crossref","unstructured":"[17] S. Liu, <i>et al<\/i>.: \u201cAn enhanced reconfigurable dual-clock FIFO for inter-IP data transmission,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230354 (DOI: 10.1587\/ELEX.20.20230354).","key":"17","DOI":"10.1587\/elex.20.20230354"},{"doi-asserted-by":"crossref","unstructured":"[18] M. Ghoneima, <i>et al<\/i>.: \u201cVariation-tolerant and low-power source-synchronous multicycle on-chip interconnect scheme,\u201d VLSI Design <b>2007<\/b> (2007) 095402 (DOI: 10.1155\/2007\/95402).","key":"18","DOI":"10.1155\/2007\/95402"},{"doi-asserted-by":"crossref","unstructured":"[19] A. Psarras, <i>et al<\/i>.: \u201cA dual-clock multiple-queue shared buffer,\u201d IEEE Trans. Comput. <b>66<\/b> (2017) 1809 (DOI: 10.1109\/TC.2017.2705141).","key":"19","DOI":"10.1109\/TC.2017.2705141"},{"doi-asserted-by":"crossref","unstructured":"[20] I. Loi, <i>et al.<\/i>: \u201cDeveloping mesochronous synchronizers to enable 3D NoCs,\u201d 2008 Design, Automation and Test in Europe (DATE) (2008) 1414 (DOI: 10.1109\/DATE.2008.4484872).","key":"20","DOI":"10.1109\/DATE.2008.4484872"},{"doi-asserted-by":"crossref","unstructured":"[21] F. Vitullo, <i>et al<\/i>.: \u201cLow-complexity link microarchitecture for mesochronous communication in networks-on-chip,\u201d IEEE Trans. Comput. <b>57<\/b> (2008) 1196 (DOI: 10.1109\/TC.2008.48).","key":"21","DOI":"10.1109\/TC.2008.48"},{"doi-asserted-by":"crossref","unstructured":"[22] C. Lin, <i>et al<\/i>.: \u201cA metastability risk prediction and mitigation technique for clock-domain crossing with single-stage synchronizer in near-threshold-voltage multivoltage\/frequency-domain network-on-chip,\u201d IEEE J. Solid-State Circuits <b>59<\/b> (2024) 616 (DOI: 10.1109\/JSSC.2023.3283961).","key":"22","DOI":"10.1109\/JSSC.2023.3283961"},{"doi-asserted-by":"crossref","unstructured":"[23] D. Ludovici, <i>et al.<\/i>: \u201cComparing tightly and loosely coupled mesochronous synchronizers in a NoC switch architecture,\u201d 2009 3rd ACM\/IEEE International Symposium on Networks-on-Chip (NOCS) (2009) 244 (DOI: 10.1109\/NOCS.2009.5071473).","key":"23","DOI":"10.1109\/NOCS.2009.5071473"},{"doi-asserted-by":"crossref","unstructured":"[24] D. Verbitsky, <i>et al<\/i>.: \u201cStarSync: an extendable standard-cell mesochronous synchronizer,\u201d Integration, the VLSI Journal <b>47<\/b> (2014) 250 (DOI: 10.1016\/j.vlsi.2013.09.003).","key":"24","DOI":"10.1016\/j.vlsi.2013.09.003"},{"doi-asserted-by":"crossref","unstructured":"[25] A. Edman and C. Svensson: \u201cTiming closure through a globally synchronous timing partitioned design methodology,\u201d Proc. 41st Design Automation Conference (DAC) (2004) 71 (DOI: 10.1145\/996566.996586).","key":"25","DOI":"10.1145\/996566.996586"},{"doi-asserted-by":"crossref","unstructured":"[26] D. Konstantinou, <i>et al.<\/i>: \u201cThe mesochronous dual-clock FIFO buffer,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 302 (DOI: 10.1109\/TVLSI.2019.2946348).","key":"26","DOI":"10.1109\/TVLSI.2019.2946348"},{"doi-asserted-by":"crossref","unstructured":"[27] G.-M. Sung, <i>et al<\/i>.: \u201cUSB transceiver with a serial interface engine and FIFO queue for efficient FPGA-to-FPGA communication,\u201d IEEE Access <b>8<\/b> (2020) 69788 (DOI: 10.1109\/ACCESS.2020.2986510).","key":"27","DOI":"10.1109\/ACCESS.2020.2986510"},{"doi-asserted-by":"crossref","unstructured":"[28] I. Seitanidis, <i>et al.<\/i>: \u201cElastiStore: flexible elastic buffering for virtual-channel-based networks on chip,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>23<\/b> (2015) 3015 (DOI: 10.1109\/TVLSI.2014.2383442).","key":"28","DOI":"10.1109\/TVLSI.2014.2383442"},{"doi-asserted-by":"crossref","unstructured":"[29] X. Ren, <i>et al.<\/i>: \u201cDesign and implementation of high reliability FIFO based on FPGA,\u201d 2023 IEEE 7th Information Technology and Mechatronics Engineering Conference (ITOEC) (2023) 480 (DOI: 10.1109\/ITOEC57671.2023.10291516).","key":"29","DOI":"10.1109\/ITOEC57671.2023.10291516"},{"doi-asserted-by":"crossref","unstructured":"[30] S.A. Abasaheb and S. Kamatchi: \u201cDesign of mesochronous dual clock fifo buffer with modified synchronizer circuit,\u201d 2022 6th International Conference on Electronics, Communication and Aerospace Technology (ICECA) (2022) 1 (DOI: 10.1109\/ICECA55336.2022.10009268).","key":"30","DOI":"10.1109\/ICECA55336.2022.10009268"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/21\/21_21.20240555\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,16]],"date-time":"2024-11-16T03:29:11Z","timestamp":1731727751000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/21\/21_21.20240555\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,10]]},"references-count":30,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240555","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,11,10]]},"article-number":"21.20240555"}}