{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,14]],"date-time":"2025-06-14T04:44:33Z","timestamp":1749876273352,"version":"3.30.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,11,25]]},"DOI":"10.1587\/elex.21.20240559","type":"journal-article","created":{"date-parts":[[2024,10,17]],"date-time":"2024-10-17T22:11:36Z","timestamp":1729203096000},"page":"20240559-20240559","source":"Crossref","is-referenced-by-count":1,"title":["Automated feature map padding and transfer circuit for CNN inference"],"prefix":"10.1587","volume":"21","author":[{"given":"Hongying","family":"Zhang","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mao","family":"Ni","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lan","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiheng","family":"Zhang","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoran","family":"Hao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Krizhevsky, <i>et al.<\/i>: \u201cImageNet classification with deep convolutional neural networks,\u201d Advances in Neural Information Processing Systems <b>25<\/b> (2012) 1097 (DOI: 10.1145\/3065386)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] V.A. Ashwath, <i>et al<\/i>.: \u201cTS-CNN: A three-tier self-interpretable CNN for multi-region medical image classification,\u201d IEEE Access <b>11<\/b> (2023) 78402 (DOI: 10.1109\/ACCESS.2023.3299850).","DOI":"10.1109\/ACCESS.2023.3299850"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Z. Zou, <i>et al.<\/i>: \u201cObject detection in 20 years: a survey,\u201d Proc. IEEE <b>111<\/b> (2023) 257 (DOI: 10.1109\/JPROC.2023.3238524).","DOI":"10.1109\/JPROC.2023.3238524"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Redmon, <i>et al.<\/i>: \u201cYou only look once: unified, real-time object detection,\u201d Proc. IEEE Conference on Computer Vision and Pattern Recognition (2016) 779 (DOI: 10.1109\/CVPR.2016.91).","DOI":"10.1109\/CVPR.2016.91"},{"key":"5","unstructured":"[5] L. Liu, <i>et al.<\/i>: \u201cObject detection with deep learning: a review,\u201d IEEE Trans. Neural Netw. Learn. Syst. <b>32<\/b> (2020) 1283 (DOI: 10.1109\/TNNLS.2020.2991398)."},{"key":"6","unstructured":"[6] T. Sainath, <i>et al.<\/i>: \u201cConvolutional neural networks for speech recognition,\u201d IEEE\/ACM Trans. Audio, Speech, Language Process. <b>23<\/b> (2015) 1533 (DOI: 10.1109\/TASLP.2015.2440336)."},{"key":"7","unstructured":"[7] G. Moore: \u201cCramming more components onto integrated circuits,\u201d Electronics <b>38<\/b> (1965) 8 (DOI: 10.7551\/mitpress\/12274.003.0027)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Dean, <i>et al.<\/i>: \u201cA new golden age in computer architecture: empowering the machine-learning revolution,\u201d IEEE Micro <b>38<\/b> (2018) 21 (DOI: 10.1109\/MM.2018.112130030).","DOI":"10.1109\/MM.2018.112130030"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Chen, <i>et al.<\/i>: \u201cDaDianNao: a machine-learning supercomputer,\u201d 47th Annual IEEE\/ACM International Symposium on Microarchitecture (2014) 609 (DOI: 10.1109\/MICRO.2014.58).","DOI":"10.1109\/MICRO.2014.58"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Lee, <i>et al.<\/i>: \u201cUNPU: an energy-efficient deep neural network accelerator with fully variable weight bit precision,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 173 (DOI: 10.1109\/jssc.2018.2865489).","DOI":"10.1109\/JSSC.2018.2865489"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Sim, <i>et al.<\/i>: \u201cAn energy-efficient deep convolutional neural network inference processor with enhanced output stationary dataflow in 65-nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 87 (DOI: 10.1109\/TVLSI.2019.2935251).","DOI":"10.1109\/TVLSI.2019.2935251"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. He, <i>et al.<\/i>: \u201cStructured pruning for deep convolutional neural networks: a survey,\u201d IEEE Trans. Pattern Anal. Mach. Intell. <b>46<\/b> (2024) 2900 (DOI: 10.1109\/TPAMI.2023.3334614).","DOI":"10.1109\/TPAMI.2023.3334614"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] B. Jacob, <i>et al.<\/i>: \u201cQuantization and training of neural networks for efficient integer-arithmetic-only inference,\u201d 2018 IEEE\/CVF Conference on Computer Vision and Pattern Recognition (2018) 2704 (DOI: 10.1109\/CVPR.2018.00286).","DOI":"10.1109\/CVPR.2018.00286"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] U. Kulkarni, <i>et al.<\/i>: \u201cA survey on quantization methods for optimization of deep neural networks,\u201d 2022 International Conference on Automation, Computing and Renewable Systems (2022) 827 (DOI: 10.1109\/ICACRS55517.2022.10028742).","DOI":"10.1109\/ICACRS55517.2022.10028742"},{"key":"15","unstructured":"[15] N.P. Jouppi, <i>et al.<\/i>: \u201cIn-datacenter performance analysis of a tensor processing unit,\u201d 2017 ACM\/IEEE 44th Annual International Symposium on Computer Architecture (2017) 1 (DOI: 10.1145\/3079856.3080246)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] X. Yin, <i>et al.<\/i>: \u201cAn efficient hardware accelerator for block sparse convolutional neural networks on FPGA,\u201d IEEE Embedded Syst. Lett. <b>16<\/b> (2024) 158 (DOI: 10.1109\/LES.2023.3296507).","DOI":"10.1109\/LES.2023.3296507"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] V.C. Nguyen and Y. Nakashima: \u201cAnalysis of fully-pipelined CNN implementation on FPGA and HBM2,\u201d 2021 Ninth International Symposium on Computing and Networking Workshops (2021) 134 (DOI: 10.1109\/CANDARW53999.2021.00029).","DOI":"10.1109\/CANDARW53999.2021.00029"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] T. Huang, <i>et al.<\/i>: \u201cAn energy-efficient gain-cell embedded DRAM design with weight encoding for CNN applications,\u201d 2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (2023) 1 (DOI: 10.1109\/ICTA60488.2023.10364265).","DOI":"10.1109\/ICTA60488.2023.10364265"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Kwon, <i>et al.<\/i>: \u201cMAESTRO: a data-centric approach to understand reuse, performance, and hardware cost of DNN mappings,\u201d IEEE Micro <b>40<\/b> (2020) 20 (DOI: 10.1109\/MM.2020.2985963).","DOI":"10.1109\/MM.2020.2985963"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Parashar, <i>et al.<\/i>: \u201cTimeloop: a systematic approach to DNN accelerator evaluation,\u201d 2019 IEEE International Symposium on Performance Analysis of Systems and Software (2019) 304 (DOI: 10.1109\/ISPASS.2019.00042).","DOI":"10.1109\/ISPASS.2019.00042"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] C. Zhang, <i>et al.<\/i>: \u201cOptimizing FPGA-based accelerator design for deep convolutional neural networks,\u201d FPGA\u201915: Proc. 2015 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (2015) 161 (DOI: 10.1145\/2684746.2689060).","DOI":"10.1145\/2684746.2689060"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Ma, <i>et al.<\/i>: \u201cOptimizing loop operation and dataflow in FPGA acceleration of deep convolutional neural networks,\u201d FPGA\u201917: Proc. 2017 ACM\/SIGDA International Symposium on Field-Programmable Gate Arrays (2017) 45 (DOI: 10.1145\/3020078.3021736).","DOI":"10.1145\/3020078.3021736"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] D.T. Nguyen, <i>et al.<\/i>: \u201cA high-throughput and power-efficient FPGA implementation of YOLO CNN for object detection,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1861 (DOI: 10.1109\/TVLSI.2019.2905242).","DOI":"10.1109\/TVLSI.2019.2905242"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] D. Yang, <i>et al.<\/i>: \u201cHardware accelerator for high accuracy sign language recognition with residual network based on FPGAs,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20230579 (DOI: 10.1587\/elex.21.20230579).","DOI":"10.1587\/elex.21.20230579"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J. Han, <i>et al.<\/i>: \u201cAn FPGA-based accelerator for deep neural network with novel reconfigurable architecture,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210012 (DOI: 10.1587\/elex.18.20210012).","DOI":"10.1587\/elex.18.20210012"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y.H. Chen, <i>et al.<\/i>: \u201cEyeriss: an energy-efficient reconfigurable accelerator for deep convolutional neural networks,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 127 (DOI: 10.1109\/jssc.2016.2616357).","DOI":"10.1109\/JSSC.2016.2616357"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Kwon, <i>et al.<\/i>: \u201cMAERI: enabling flexible dataflow mapping over DNN accelerators via reconfigurable interconnects,\u201d ASPLOS\u201918: Proc. Twenty-Third International Conference on Architectural Support for Programming Languages and Operating Systems (2018) 461 (DOI: 10.1145\/3173162.3173176).","DOI":"10.1145\/3173162.3173176"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] S. Yin, <i>et al.<\/i>: \u201cA high energy efficient reconfigurable hybrid neural network processor for deep learning applications,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 968 (DOI: 10.1109\/JSSC.2017.2778281).","DOI":"10.1109\/JSSC.2017.2778281"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] F. Liu, <i>et al.<\/i>: \u201cCASSANN-v2: a high-performance CNN accelerator architecture with on-chip memory self-adaptive tuning,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220124 (DOI: 10.1587\/elex.19.20220124).","DOI":"10.1587\/elex.19.20220124"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y.H. Chen, <i>et al.<\/i>: \u201cUsing dataflow to optimize energy efficiency of deep neural network accelerators,\u201d IEEE Micro <b>37<\/b> (2017) 12 (DOI: 10.1109\/MM.2017.54).","DOI":"10.1109\/MM.2017.54"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/22\/21_21.20240559\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,30]],"date-time":"2024-11-30T03:28:34Z","timestamp":1732937314000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/22\/21_21.20240559\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,25]]},"references-count":30,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240559","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,11,25]]},"article-number":"21.20240559"}}