{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,21]],"date-time":"2025-02-21T12:13:37Z","timestamp":1740140017585,"version":"3.37.3"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2024,12,25]]},"DOI":"10.1587\/elex.21.20240582","type":"journal-article","created":{"date-parts":[[2024,10,31]],"date-time":"2024-10-31T22:15:16Z","timestamp":1730412916000},"page":"20240582-20240582","source":"Crossref","is-referenced-by-count":0,"title":["FPGA-based implementation of consistent flow configuration system for software-defined networking"],"prefix":"10.1587","volume":"21","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-6812-4138","authenticated-orcid":false,"given":"Yiwei","family":"Chang","sequence":"first","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences"}]},{"given":"Zhichuan","family":"Guo","sequence":"additional","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences"},{"name":"School of Electronic, Electrical and Communication Engineering, University of Chinese Academy of Sciences"},{"name":"Suzhou Haiwang Network Technologies Co., Ltd."}]},{"given":"Yan","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Network New Media Engineering Research Center, Institute of Acoustics, Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Kianpisheh and T. Taleb: \u201cA survey on in-network computing: programmable data plane and technology specific applications,\u201d IEEE Commun. Surveys Tuts. <b>25<\/b> (2023) 701 (DOI: 10.1109\/COMST.2022.3213237).","DOI":"10.1109\/COMST.2022.3213237"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] K. Nisar, <i>et al.<\/i>: \u201cA survey on the architecture, application, and security of software defined networking: challenges and open issues,\u201d Internet Things <b>12<\/b> (2020) 100289 (DOI: 10.1016\/j.iot.2020.100289).","DOI":"10.1016\/j.iot.2020.100289"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] N. McKeown, <i>et al.<\/i>: \u201cOpenFlow: enabling innovation in campus networks,\u201d ACM SIGCOMM Comp. Commun. Rev. <b>38<\/b> (2008) 69 (DOI: 10.1145\/1355734.1355746).","DOI":"10.1145\/1355734.1355746"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Q. Waseem, <i>et al.<\/i>: \u201cSoftware-defined networking (SDN): a review,\u201d ICOIACT - Int. Conf. Inf. Commun. Technol.: A New Way Make AI Useful Everyone New Norm. (2022) 30 (DOI: 10.1109\/ICOIACT55506.2022.9972067).","DOI":"10.1109\/ICOIACT55506.2022.9972067"},{"key":"5","unstructured":"[5] C. Bobda, <i>et al.<\/i>: \u201cThe future of FPGA acceleration in datacenters and the cloud,\u201d ACM Trans. Reconfigurable Technol. Syst. <b>15<\/b> (2022) 34 (DOI: 10.1145\/3506713)."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W.F. Samayoa, <i>et al.<\/i>: \u201cA survey on FPGA-based heterogeneous clusters architectures,\u201d IEEE Access <b>11<\/b> (2023) 129320 (DOI: 10.1109\/access.2023.3332265).","DOI":"10.1109\/ACCESS.2023.3332265"},{"key":"7","unstructured":"[7] J.X. Lin, <i>et al.<\/i>: \u201cPANIC: a high-performance programmable NIC for multi-tenant networks,\u201d Proc. USENIX Symp. Oper. Syst. Des. Implement. (OSDI) (2020) 243."},{"key":"8","unstructured":"[8] D. Firestone, <i>et al.<\/i>: \u201cAzure accelerated networking: SmartNICs in the public cloud,\u201d Proc. USENIX Symp. Networked Syst. Des. Implement. (NSDI) (2018) 51."},{"key":"9","unstructured":"[9] Mellanox Technologies: \u201cNVIDIA Mellanox BlueField-2 DPU,\u201d https:\/\/www.mellanox.com\/products\/bluefield2-overview."},{"key":"10","unstructured":"[10] Cavium Corporation: \u201cCavium CN63XX-NIC10E,\u201d https:\/\/www.marvell.com."},{"key":"11","unstructured":"[11] T. Wang, <i>et al.<\/i>: \u201cIsolation mechanisms for high-speed packet-processing pipelines,\u201d Proc. USENIX Symp. Networked Syst. Des. Implement. (NSDI) (2022) 1289."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J.J. Ruan, <i>et al.<\/i>: \u201cIncreasing flexibility of cloud FPGA virtualization,\u201d Proc. - Int. Conf. Field-Program. Log. Appl. (FPL) (2022) 350 (DOI: 10.1109\/FPL57034.2022.00060).","DOI":"10.1109\/FPL57034.2022.00060"},{"key":"13","unstructured":"[13] D. Korolija, <i>et al.<\/i>: \u201cDo OS abstractions make sense on FPGAS?,\u201d Proc. USENIX Symp. Oper. Syst. Des. Implement. (OSDI) (2020) 991."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Forencich, <i>et al.<\/i>: \u201cCorundum: an open-source 100-Gbps Nic,\u201d Proc. - IEEE Int. Symp. Field-Program. Cust. Comput. Mach. (FCCM) (2020) 38 (DOI: 10.1109\/FCCM48280.2020.00015).","DOI":"10.1109\/FCCM48280.2020.00015"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] H. Shahzad, <i>et al.<\/i>: \u201cSurvey and future trends for FPGA cloud architectures,\u201d IEEE High Perform. Extrem. Comput. Conf. (HPEC) (2021) (DOI: 10.1109\/HPEC49654.2021.9622807).","DOI":"10.1109\/HPEC49654.2021.9622807"},{"key":"16","unstructured":"[16] M. Sha, <i>et al.<\/i>: \u201cA review of FPGA\u2019s application in high-speed network processing,\u201d Network New Media <b>10<\/b> (2021) 60."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J.H. Han, <i>et al.<\/i>: \u201cBlueswitch: enabling provably consistent configuration of network switches,\u201d ANCS - ACM\/IEEE Symp. Archit. Netw. Commun. Syst. (2015) 17 (DOI: 10.1109\/ANCS.2015.7110117).","DOI":"10.1109\/ANCS.2015.7110117"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S. Ahmad and A.H. Mir: \u201cScalability, consistency, reliability and security in SDN controllers: a survey of diverse SDN controllers,\u201d J. Netw. Syst. Manag. <b>29<\/b> (2020) 9 (DOI: 10.1007\/s10922-020-09575-4).","DOI":"10.1007\/s10922-020-09575-4"},{"key":"19","unstructured":"[19] Z.P. Zhao, <i>et al.<\/i>: \u201cAchieving 100Gbps intrusion prevention on a single server,\u201d Proc. USENIX Symp. Oper. Syst. Des. Implement. (OSDI) (2020) 1083."},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Arslan, <i>et al.<\/i>: \u201cNanoTransport: a low-latency, programmable transport layer for NICs,\u201d SOSR - Proc. ACM SIGCOMM Symp. SDN Res. (2021) 13 (DOI: 10.1145\/3482898.3483365).","DOI":"10.1145\/3482898.3483365"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Zhang, <i>et al.<\/i>: \u201cSmartDS: middle-tier-centric SmartNIC enabling application-aware message split for disaggregated block storage,\u201d Proc. Int. Symp. Comput. Archit. (2023) 592 (DOI: 10.1145\/3579371.3589077).","DOI":"10.1145\/3579371.3589077"},{"key":"22","unstructured":"[22] Xilinx: \u201cAmd opennic project,\u201d (2024) https:\/\/github.com\/Xilinx\/open-nic."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J.W. Lockwood, <i>et al.<\/i>: \u201cNetFPGA - an open platform for gigabit-rate network switching and routing,\u201d Proc. MSE IEEE Int. Conf. Microelectron. Syst. Educ. Educ. Syst. Des. Global Econ. Sec. World (2007) 160 (DOI: 10.1109\/MSE.2007.69).","DOI":"10.1109\/MSE.2007.69"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Xin, <i>et al.<\/i>: \u201cAn FPGA-based high-throughput packet classification architecture supporting dynamic updates for large-scale rule sets,\u201d IEEE INFOCOM - IEEE Conf. Comput. Commun. Workshops (2021) 9484440 (DOI: 10.1109\/INFOCOMWKSHPS51825.2021.9484440).","DOI":"10.1109\/INFOCOMWKSHPS51825.2021.9484440"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] C.L. Li, <i>et al.<\/i>: \u201cEnabling packet classification with low update latency for SDN switch on FPGA,\u201d Sustainability <b>12<\/b> (2020) 3068 (DOI: 10.3390\/su12083068).","DOI":"10.3390\/su12083068"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Khazraee, <i>et al.<\/i>: \u201cRosebud: making FPGA-accelerated middlebox development more pleasant,\u201d Int. Conf. Archit. Support Program Lang. Oper. Syst. (ASPLOS) (2023) 586 (DOI: 10.1145\/3582016.3582067).","DOI":"10.1145\/3582016.3582067"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Wijeratne, <i>et al<\/i>.: \u201cScalable high performance SDN switch architecture on FPGA for core networks,\u201d FPGA - Proc. ACM\/SIGDA Int. Symp. Field-Program. Gate Arrays (2019) 117 (DOI: 10.1145\/3289602.3293933).","DOI":"10.1145\/3289602.3293933"},{"key":"28","unstructured":"[28] Xilinx: \u201cUltrascale architecture memory resources,\u201d https:\/\/docs.amd.com\/v\/u\/en-US\/ug573-ultrascale-memory-resources."},{"key":"29","unstructured":"[29] CocoTB: \u201cOpen source coroutine-based cosimulation testbench environment,\u201d https:\/\/www.cocotb.org."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Ku\u017aniar, <i>et al.<\/i>: \u201cMethodology, measurement and analysis of flow table update characteristics in hardware openflow switches,\u201d Comput. Netw. <b>136<\/b> (2018) 22 (DOI: 10.1016\/j.comnet.2018.02.014).","DOI":"10.1016\/j.comnet.2018.02.014"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] L.H. Zhu, <i>et al.<\/i>: \u201cSDN controllers: a comprehensive analysis and performance evaluation study,\u201d ACM Comput. Surv. <b>53<\/b> (2021) 133 (DOI: 10.1145\/3421764).","DOI":"10.1145\/3421764"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] B. Isyaku, <i>et al.<\/i>: \u201cSoftware defined networking flow table management of OpenFlow switches performance and security challenges: a survey,\u201d Future Internet <b>12<\/b> (2020) 147 (DOI: 10.3390\/FI12090147).","DOI":"10.3390\/fi12090147"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] R. Wazirali, <i>et al.<\/i>: \u201cSDN-OpenFlow topology discovery: an overview of performance issues,\u201d Appl. Sci. <b>11<\/b> (2021) 6999 (DOI: 10.3390\/app11156999).","DOI":"10.3390\/app11156999"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/24\/21_21.20240582\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T03:29:21Z","timestamp":1735356561000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/21\/24\/21_21.20240582\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,12,25]]},"references-count":33,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2024]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240582","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2024,12,25]]},"article-number":"21.20240582"}}