{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T05:42:29Z","timestamp":1737783749984,"version":"3.33.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,1,25]]},"DOI":"10.1587\/elex.21.20240621","type":"journal-article","created":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T22:15:44Z","timestamp":1732745744000},"page":"20240621-20240621","source":"Crossref","is-referenced-by-count":0,"title":["A low-overhead resilient circuit with partial two-phase latch"],"prefix":"10.1587","volume":"22","author":[{"given":"Chenghong","family":"Zhang","sequence":"first","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dongliang","family":"Xiong","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Huang","sequence":"additional","affiliation":[{"name":"Institute of VLSI Design, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] W. Jin, <i>et al.<\/i>: \u201c<i>In situ<\/i> error detection techniques in ultralow voltage pipelines: analysis and optimizations,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 1032 (DOI: 10.1109\/TVLSI.2016.2625598).","DOI":"10.1109\/TVLSI.2016.2625598"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Z. Shen, <i>et al.<\/i>: \u201cBeyond eliminating timing margin: an efficient and reliable negative margin timing error detection for neural network accelerator without accuracy loss,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1462 (DOI: 10.1109\/JSSC.2022.3220525).","DOI":"10.1109\/JSSC.2022.3220525"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Y. Zhan, <i>et al.<\/i>: \u201ciRazor: current-based error detection and correction scheme for PVT variation in 40-nm ARM cortex-R4 processor,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2019) 619 (DOI: 10.1109\/JSSC.2017.2749423).","DOI":"10.1109\/JSSC.2017.2749423"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C. Hong and T. Liu: \u201cA variation-resilient microprocessor with a two-level timing error detection and correction system in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 2285 (DOI: 10.1109\/JSSC.2019.2951692).","DOI":"10.1109\/JSSC.2019.2951692"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Li, <i>et al.<\/i>: \u201cTICA: timing slack inference and clock frequency adaption technique for a deeply pipelined near-threshold-voltage bitcoin mining core,\u201d IEEE J. Solid-State Circuits <b>59<\/b> (2024) 605 (DOI: 10.1109\/JSSC.2023.3303424).","DOI":"10.1109\/JSSC.2023.3303424"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. Dai, <i>et al.<\/i>: \u201cHTD: a light-weight holosymmetrical transition detector for wide-voltage-range variation resilient ICs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 3907 (DOI: 10.1109\/TCSI.2018.2857836).","DOI":"10.1109\/TCSI.2018.2857836"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] S. Kim, <i>et al.<\/i>: \u201cA near-threshold spiking neural network accelerator with a body-swapping-based <i>in situ<\/i> error detection and correction technique,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1886 (DOI: 10.1109\/TVLSI.2019.2910792).","DOI":"10.1109\/TVLSI.2019.2910792"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Cui, <i>et al.<\/i>: \u201cFLC-EDC: a fast low-cost error detection and correction scheme for AVFS system based on flip-flops resampling in 28-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 390 (DOI: 10.1109\/TCSII.2023.3307401).","DOI":"10.1109\/TCSII.2023.3307401"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J.-S. Wang and S.-N. Wei: \u201cProcess\/oltage\/temperature-variation-aware design and comparative study of transition-detector-based error-detecting latches for timing-error-resilient pipelined systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>25<\/b> (2017) 2893 (DOI: 10.1109\/TVLSI.2017.2723020).","DOI":"10.1109\/TVLSI.2017.2723020"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] I. Kwon, <i>et al.<\/i>: \u201cRazor-Lite: a light-weight register for error detection by observing virtual supply rails,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2054 (DOI: 10.1109\/JSSC.2014.2328658).","DOI":"10.1109\/JSSC.2014.2328658"},{"key":"11","unstructured":"[11] D. Ernst, <i>et al.<\/i>: \u201cRazor: a low-power pipeline based on circuit-level timing speculation,\u201d MICRO-36 (2003) 7 (DOI: 10.1109\/MICRO.2003.1253179)."},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Y. Yu, <i>et al.<\/i>: \u201cA practical, low-overhead, one-cycle correction design method for variation-tolerant digital circuits,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171202 (DOI: 10.1587\/elex.14.20171202).","DOI":"10.1587\/elex.14.20171202"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K.A. Bowman, <i>et al.<\/i>: \u201cA 45\u2006nm resilient microprocessor core for dynamic variation tolerance,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 194 (DOI: 10.1109\/JSSC.2010.2089657).","DOI":"10.1109\/JSSC.2010.2089657"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Z. Zhu, <i>et al.<\/i>: \u201cA low-overhead error detection and correction technique with a relaxed error timing constraint for variation-tolerance,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190342 (DOI: 10.1587\/elex.16.20190342).","DOI":"10.1587\/elex.16.20190342"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S. Kim and M. Seok: \u201cVariation-tolerant, ultra-low-voltage microprocessor with a low-overhead, within-a-cycle in-situ timing-error detection and correction technique,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1478 (DOI: 10.1109\/JSSC.2015.2418713).","DOI":"10.1109\/JSSC.2015.2418713"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Das, <i>et al.<\/i>: \u201cRazorII: in situ error detection and correction for PVT and SER tolerance,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 32 (DOI: 10.1109\/JSSC.2008.2007145).","DOI":"10.1109\/JSSC.2008.2007145"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] B. Pei, <i>et al.<\/i>: \u201cA unified clock-gated error correction scheme with three-phase latch-based pipeline for energy-efficient wide supply voltage range router,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 3787 (DOI: 10.1109\/TCSII.2023.3288894).","DOI":"10.1109\/TCSII.2023.3288894"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] P.N. Whatmough, <i>et al.<\/i>: \u201cDNN engine: a 28-nm timing-error tolerant sparse deep neural network processor for IoT applications,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2722 (DOI: 10.1109\/JSSC.2018.2841824).","DOI":"10.1109\/JSSC.2018.2841824"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] M. Fojtik, <i>et al.<\/i>: \u201cBubble razor: eliminating timing margins in an ARM cortex-M3 processor in 45\u2006nm CMOS using architecturally independent error detection and correction,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 66 (DOI: 10.1109\/JSSC.2012.2220912).","DOI":"10.1109\/JSSC.2012.2220912"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] X. Shang, <i>et al.<\/i>: \u201cA wide-voltage-range transition-detector with in-situ timing-error detection and correction based on pulsed-latch design in 28\u2006nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 3933 (DOI: 10.1109\/TCSI.2020.3023157).","DOI":"10.1109\/TCSI.2020.3023157"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Y.-M. Yang, <i>et al.<\/i>: \u201cPushPull: short-path padding for timing error resilient circuits,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>33<\/b> (2014) 558 (DOI: 10.1109\/TCAD.2014.2304681).","DOI":"10.1109\/TCAD.2014.2304681"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Ryu, <i>et al.<\/i>: \u201cVariation-tolerant elastic clock scheme for low-voltage operations,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 2245 (DOI: 10.1109\/JSSC.2020.3048881).","DOI":"10.1109\/JSSC.2020.3048881"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Y. He, <i>et al.<\/i>: \u201cA dedicated greedy short path padding solution method for error resilient circuit designs,\u201d IEEE Access <b>8<\/b> (2020) 190251 (DOI: 10.1109\/ACCESS.2020.3032254).","DOI":"10.1109\/ACCESS.2020.3032254"},{"key":"24","unstructured":"[24] H.-L. Wang, <i>et al.<\/i>: \u201cRetiming of two-phase latchbased resilient circuits,\u201d DAC (2017) 70 (DOI: 10.1145\/3061639.3062312)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] D. Hand, <i>et al.<\/i>: \u201cBlade - a timing violation resilient asynchronous template,\u201d ASYNC (2015) 21 (DOI: 10.1109\/ASYNC.2015.13).","DOI":"10.1109\/ASYNC.2015.13"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Herrera, <i>et al.<\/i>: \u201cBlade-OC asynchronous resilient template,\u201d PATMOS (2018) 147 (DOI: 10.1109\/PATMOS.2018.8463998).","DOI":"10.1109\/PATMOS.2018.8463998"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] W. Shan, <i>et al.<\/i>: \u201cTG-SPP: a one-transmission-gate short-path padding for wide-voltage-range resilient circuits in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 1422 (DOI: 10.1109\/JSSC.2019.2948164).","DOI":"10.1109\/JSSC.2019.2948164"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] H. Cheng, <i>et al.<\/i>: \u201cAutomatic retiming of two-phase latch-based resilient circuits,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>38<\/b> (2019) 1305 (DOI: 10.1109\/TCAD.2018.2846631).","DOI":"10.1109\/TCAD.2018.2846631"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Cheng, <i>et al.<\/i>: \u201cConverting flip-flop to clock-gated 3-phase latch-based designs using graph-based retiming,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>41<\/b> (2022) 979 (DOI: 10.1109\/TCAD.2021.3068109).","DOI":"10.1109\/TCAD.2021.3068109"},{"key":"30","unstructured":"[30] Ibex CPU (2017) https:\/\/github.com\/lowRISC\/ibex."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/2\/22_21.20240621\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T03:25:57Z","timestamp":1737775557000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/2\/22_21.20240621\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,25]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240621","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,1,25]]},"article-number":"21.20240621"}}