{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,13]],"date-time":"2025-12-13T07:22:07Z","timestamp":1765610527946,"version":"3.33.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,1,25]]},"DOI":"10.1587\/elex.21.20240663","type":"journal-article","created":{"date-parts":[[2024,12,5]],"date-time":"2024-12-05T22:11:00Z","timestamp":1733436660000},"page":"20240663-20240663","source":"Crossref","is-referenced-by-count":1,"title":["Area and timing optimized 8B\/10B pretreating and decoding circuit for JESD204B controller"],"prefix":"10.1587","volume":"22","author":[{"given":"Jiang","family":"Zhong","sequence":"first","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yi","family":"Shan","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"}]},{"given":"Lili","family":"Lang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"}]},{"given":"Lin","family":"Sun","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yu","family":"Liu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Wei","family":"Zhong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Yemin","family":"Dong","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Materials for Integrated Circuits, Shanghai Institute of Microsystem and Information Technology, Chinese Academy of Sciences"},{"name":"Center of Materials Science and Optoelectronics Engineering, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A. Athavale and C. Christensen: \u201cHigh-speed serial I\/O made simple: a designer\u2019s guide, with FPGA applications,\u201d Xilinx (2005)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A. P\u00e9rez-Resa, <i>et al.<\/i>: \u201cChaotic encryption applied to optical Ethernet in industrial control systems,\u201d IEEE Trans. Instrum. Meas. <b>68<\/b> (2019) 4876 (DOI: 10.1109\/TIM.2019.2896550).","DOI":"10.1109\/TIM.2019.2896550"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Qihao, <i>et al.<\/i>: \u201cAn efficient physical coding sublayer for PCI express in 65\u2006nm CMOS,\u201d 2012 International Symposium on Intelligent Signal Processing and Communications Systems (ISPACS) (2012) 625 (DOI: 10.1109\/ISPACS.2012.6473565).","DOI":"10.1109\/ISPACS.2012.6473565"},{"key":"4","unstructured":"[4] Altera Corp.: \u201cJESD204B IP core user guide\u201d (2016)."},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Aloisio, <i>et al.<\/i>: \u201cHigh-speed, fixed-latency serial links with FPGAs for synchronous transfers,\u201d IEEE Trans. Nucl. Sci. <b>56<\/b> (2009) 2864 (DOI: 10.1109\/TNS.2009.2027236).","DOI":"10.1109\/TNS.2009.2027236"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] X. Liu, <i>et al.<\/i>: \u201cDesign and FPGA implementation of high-speed, fixed-latency serial transceivers,\u201d IEEE Trans. Nucl. Sci. <b>61<\/b> (2014) 561 (DOI: 10.1109\/TNS.2013.2296301).","DOI":"10.1109\/TNS.2013.2296301"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] P. Yin, <i>et al.<\/i>: \u201cA low-area and low-power comma detection and word alignment circuits for JESD204B\/C controller,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 2925 (DOI: 10.1109\/TCSI.2021.3072772).","DOI":"10.1109\/TCSI.2021.3072772"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C.R. Grace, <i>et al.<\/i>: \u201cA 24-channel digitizer with a JESD204B-compliant serial interface for high-speed detectors,\u201d IEEE Trans. Nucl. Sci. <b>68<\/b> (2021) 426 (DOI: 10.1109\/TNS.2021.3063705).","DOI":"10.1109\/TNS.2021.3063705"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] X. Li and Y. Liu: \u201cEfficient implementation of the data link layer at the receiver of JESD204B,\u201d Proc. Int. Conf. Intell. Comput. Automat. Syst. (ICICAS) (2019) 918 (DOI: 10.1109\/ICICAS48597.2019.00198).","DOI":"10.1109\/ICICAS48597.2019.00198"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. Chen, <i>et al.<\/i>: \u201cA high efficient CTLE for 12.5\u2006Gbps receiver of JESD204B standard,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180617 (DOI: 10.1587\/elex.15.20180617).","DOI":"10.1587\/elex.15.20180617"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Navid, <i>et al.<\/i>: \u201cA 40\u2006Gb\/s serial link transceiver in 28\u2006nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 814 (DOI: 10.1109\/JSSC.2014.2374176).","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Z. Shu, <i>et al.<\/i>: \u201cA 5-13.5\u2006Gb\/s multistandard receiver with high jitter tolerance digital CDR in 40-nm CMOS process,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 3378 (DOI: 10.1109\/TCSI.2020.2991253).","DOI":"10.1109\/TCSI.2020.2991253"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M.J. Sarmah and S. Azeemuddin: \u201cA circuit to eliminate serial skew in high-speed serial communication channels,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>62<\/b> (2015) 1179 (DOI: 10.1109\/TCSII.2015.2468992).","DOI":"10.1109\/TCSII.2015.2468992"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M. Fukaishi, <i>et al.<\/i>: \u201cA 4.25-Gb\/s CMOS fiber channel transceiver with asynchronous tree-type demultiplexer and frequency conversion architecture,\u201d IEEE J. Solid-State Circuits <b>33<\/b> (1998) 2139 (DOI: 10.1109\/4.735557).","DOI":"10.1109\/4.735557"},{"key":"15","unstructured":"[15] X. Wang, <i>et al.<\/i>: \u201cDesign and implementation of link layer based on JESD204B protocol,\u201d Proc. Int. Conf. Inf. Technol. Med. Educ. (ITME) (2011) (DOI: 10.1109\/ITME53901.2021.00021)."},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S.H. Lee, <i>et al.<\/i>: \u201cA 5-Gb\/s 0.25-<i>\u03bc<\/i>m CMOS jitter-tolerant variableinterval oversampling clock\/data recovery circuit,\u201d IEEE J. Solid-State Circuits <b>37<\/b> (2002) 1822 (DOI: 10.1109\/JSSC.2002.804342).","DOI":"10.1109\/JSSC.2002.804342"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] W.-H. Zhao, <i>et al.<\/i>: \u201cA 3.125-Gb\/s CMOS word alignment demultiplexer for serial data communications,\u201d Proc. 29th Eur. Solid-State Circuits Conf. (ESSCIRC) (2003) 389 (DOI: 10.1109\/ESSCIRC.2003.1257154).","DOI":"10.1109\/ESSCIRC.2003.1257154"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Z. Yu and Q.S. Hu: \u201cA comma detection and word alignment circuit for high-speed SerDes,\u201d Proc. 7th Int. Conf. Wireless Commun. Netw. Mobile Comput. (2011) (DOI: 10.1109\/wicom.2011.6040215).","DOI":"10.1109\/wicom.2011.6040215"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] P. Nannipieri, <i>et al.<\/i>: \u201cA novel parallel 8B\/10B encoder: architecture and comparison with classical solution,\u201d IEICE Trans. Fundamentals <b>E101-A<\/b> (2018) 1120 (DOI: 10.1587\/transfun.E101.A.1120).","DOI":"10.1587\/transfun.E101.A.1120"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Fukaishi, <i>et al.<\/i>: \u201cA 20-Gb\/s CMOS multichannel transmitter and receiver chip set for ultra-high-resolution digital displays,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 1611 (DOI: 10.1109\/4.881206).","DOI":"10.1109\/4.881206"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] Q. Zhou, <i>et al.<\/i>: \u201cA qaud_byte implementation of 8B10B decoder in JESD204B protocol,\u201d Proc. 2nd Asia-Pacific Conf. Intell. Robot Syst. (ACIRS) (2017) (DOI: 10.1109\/ACIRS.2017.7986080).","DOI":"10.1109\/ACIRS.2017.7986080"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] R. Giordano, <i>et al.<\/i>: \u201cA JESD204B-compliant architecture for remote and deterministic-latency operation,\u201d IEEE Trans. Nucl. Sci. <b>64<\/b> (2017) 1225 (DOI: 10.1109\/TNS.2017.2655569).","DOI":"10.1109\/TNS.2017.2655569"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] I. Ali, <i>et al.<\/i>: \u201cA configurable, multi-mode comma detection and word alignment controller for high speed serial interface in 130\u2006nm CMOS technology,\u201d Proc. 14th Int. Conf. Emerg. Technol. (ICET) (2018) (DOI: 10.1109\/ICET.2018.8603553).","DOI":"10.1109\/ICET.2018.8603553"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] D. Wang, <i>et al.<\/i>: \u201cAn 8\u2006GSps 14\u2006bit RF DAC with IM3 &lt; -62\u2006dBc up to 3.6\u2006GHz,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 768 (DOI: 10.1109\/TCSII.2019.2909354).","DOI":"10.1109\/TCSII.2019.2909354"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Q. Wang, <i>et al.<\/i>: \u201cA high-logic-density, low-power control character detection and identification circuit for the JESD204B data link layer,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 1600 (DOI: 10.1109\/TCSII.2022.3226520).","DOI":"10.1109\/TCSII.2022.3226520"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A.X. Widmer and P.A. Franaszek: \u201cA DC-balanced, partitioned-block, 8B\/10B transmission code,\u201d IBM J. Res. Dev. <b>27<\/b> (1983) 440 (DOI: 10.1147\/rd.275.0440).","DOI":"10.1147\/rd.275.0440"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] K. Zhu and V. Saxena: \u201cFrom design to test: A high-speed PRBS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 2099 (DOI: 10.1109\/TVLSI.2018.2834373).","DOI":"10.1109\/TVLSI.2018.2834373"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y.-W. Kim, <i>et al.<\/i>: \u201cHigh-speed 8B\/10B encoder design using a simplified coding table,\u201d IEICE Electron. Express <b>5<\/b> (2008) 581 (DOI: 10.1587\/elex.5.581).","DOI":"10.1587\/elex.5.581"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Zhong, <i>et al.<\/i>: \u201cArea-efficient min-sum decoder design for high-rate quasi-cyclic low-density parity-check codes in magnetic recording,\u201d IEEE Trans. Magn. <b>43<\/b> (2007) 4117 (DOI: 10.1109\/TMAG.2007.906890).","DOI":"10.1109\/TMAG.2007.906890"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C. Duangthong, <i>et al.<\/i>: \u201cDesign of LUT-based LDPC decoders for spin-transfer torque magnetic random access memory,\u201d IEEE Trans. Magn. <b>58<\/b> (2022) 1 (DOI: 10.1109\/TMAG.2021.3137556).","DOI":"10.1109\/TMAG.2021.3137556"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/2\/22_21.20240663\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,25]],"date-time":"2025-01-25T03:26:26Z","timestamp":1737775586000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/2\/22_21.20240663\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,1,25]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240663","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,1,25]]},"article-number":"21.20240663"}}