{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,8]],"date-time":"2026-02-08T09:08:27Z","timestamp":1770541707738,"version":"3.49.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,2,10]]},"DOI":"10.1587\/elex.21.20240664","type":"journal-article","created":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T22:13:36Z","timestamp":1734560016000},"page":"20240664-20240664","source":"Crossref","is-referenced-by-count":2,"title":["Contiguity aware TLB prefetching for embedded I\/O devices"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-9268-5614","authenticated-orcid":false,"given":"Tran Dai","family":"Duong","sequence":"first","affiliation":[{"name":"Dept. of Electronic Engineering, Jeju National University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4151-908X","authenticated-orcid":false,"given":"Jae Young","family":"Hur","sequence":"additional","affiliation":[{"name":"Dept. of Electronic Engineering, Jeju National University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J.W.C. Fu, <i>et al.<\/i>: \u201cStride directed prefetching in scalar processors,\u201d Annu. Int. Symp. Micro. (MICRO) (1992) 102 (DOI: 10.1109\/MICRO.1992.697004).","DOI":"10.1145\/144965.145006"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S.P. Vanderwiel and D.J. Lilja: \u201cData prefetch mechanisms,\u201d ACM Comp. Surv. <b>32<\/b> (2000) 174 (DOI: 10.1145\/358923.358939).","DOI":"10.1145\/358923.358939"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Saulsbury, <i>et al.<\/i>: \u201cRecency-based TLB preloading,\u201d Annu. Int. Symp. Comp. Arch. (ISCA) (2000) 117 (DOI: 10.1145\/339647.339666).","DOI":"10.1145\/339647.339666"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] G.B. Kandiraju and A. Sivasubramaniam: \u201cGoing the distance for TLB prefetching: an application-driven study,\u201d Annu. Int. Symp. Comp. Arch. (ISCA) (2002) 195 (DOI: 10.1109\/ISCA.2002.1003578).","DOI":"10.1145\/545214.545237"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] G. Vavouliotis, <i>et al.<\/i>: \u201cExploiting page table locality for agile TLB prefetching,\u201d ACM\/IEEE 48th Annu. Int. Symp. Comp. Arch. (ISCA) (2021) 85 (DOI: 10.1109\/ISCA52012.2021.00016).","DOI":"10.1109\/ISCA52012.2021.00016"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Cho, <i>et al.<\/i>: \u201cClean-prefetcher: look-ahead prefetching without cache pollution,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210027 (DOI: 10.1587\/elex.18.20210027).","DOI":"10.1587\/elex.18.20210027"},{"key":"7","unstructured":"[7] S.M. Hong, <i>et al.<\/i>: U.S. Patent 9645934 (2017)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] L. Peled, <i>et al.<\/i>: \u201cSemantic locality and context-based prefetching using reinforcement learning,\u201d ACM\/IEEE 42nd Annu. Int. Symp. Comp. Arch. (ISCA) (2015) 285 (DOI: 10.1145\/2749469.2749473).","DOI":"10.1145\/2749469.2749473"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] E. Bhatia, <i>et al.<\/i>: \u201cPerceptron-based prefetch filtering,\u201d ACM\/IEEE 46th Annu. Int. Symp. Comp. Arch. (ISCA) (2019) 1 (DOI: 10.1145\/3307650.3322207).","DOI":"10.1145\/3307650.3322207"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A.V. Jamet, <i>et al.<\/i>: \u201cA two level neural approach combining off-chip prediction with adaptive prefetch filtering,\u201d IEEE Int. Symp. High-Perf. Comp. Arch. (HPCA) (2024) 528 (DOI: 10.1109\/HPCA57654.2024.00046).","DOI":"10.1109\/HPCA57654.2024.00046"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] R. Bera, <i>et al.<\/i>: \u201cHermes: accelerating long-latency load requests via perceptron-based off-chip load prediction,\u201d ACM\/IEEE 55th Annu. Int. Symp. Micro. (MICRO) (2022) (DOI: 10.1109\/MICRO56248.2022.00015).","DOI":"10.1109\/MICRO56248.2022.00015"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Q. Duong, <i>et al.<\/i>: \u201cA new formulation of neural data prefetching,\u201d ACM\/IEEE 51st Annu. Int. Symp. Comp. Arch. (ISCA) (2024) 1173 (DOI: 10.1109\/ISCA59077.2024.00088).","DOI":"10.1109\/ISCA59077.2024.00088"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S. Pakalapati and B. Panda: \u201cBouquet of instruction pointers: instruction pointer classifier-based spatial hardware prefetching,\u201d ACM\/IEEE 47th Annu. Int. Symp. Comp. Arch. (ISCA) (2020) 118 (DOI: 10.1109\/ISCA45697.2020.00021).","DOI":"10.1109\/ISCA45697.2020.00021"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Ainsworth and L. Mukhanov: \u201cTriangel: a high-performance, accurate, timely on-chip temporal prefetcher,\u201d ACM\/IEEE 51st Annu. Int. Symp. Comp. Arch. (ISCA) (2024) 1202 (DOI: 10.1109\/ISCA59077.2024.00090).","DOI":"10.1109\/ISCA59077.2024.00090"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Shevgoor, <i>et al.<\/i>: \u201cEfficiently prefetching complex address patterns,\u201d ACM\/IEEE 48th Annu. Int. Symp. Micro (MICRO) (2015) 141 (DOI: 10.1145\/2830772.2830793).","DOI":"10.1145\/2830772.2830793"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A. Bhattacharjee: \u201cTranslation-triggered prefetching,\u201d 22nd Int. Conf. Arch. Supp. Prog. Lang. Oper. Syst. (ASPLOS) (2017) 63 (DOI: 10.1145\/3037697.3037705).","DOI":"10.1145\/3093315.3037705"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Bhattacharjee and M. Martonosi: \u201cInter-core cooperative TLB prefetchers for chip multiprocessors,\u201d 15th Int. Conf. Arch. Supp. Prog. Lang. Oper. Syst. (ASPLOS) (2010) 359 (DOI: 10.1145\/1736020.1736060).","DOI":"10.1145\/1736020.1736060"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] R. Cooksey, <i>et al.<\/i>: \u201cA stateless, content-directed data prefetching mechanism,\u201d 10th Int. Conf. Arch. Supp. Prog. Lang. Oper. Syst. (ASPLOS) (2002) 279 (DOI: 10.1145\/605397.605427).","DOI":"10.1145\/605426.605427"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] X. Yu, <i>et al.<\/i>: \u201cIMP: indirect memory prefetcher,\u201d ACM\/IEEE 48th Annu. Int. Symp. Micro. (MICRO) (2015) 178 (DOI: 10.1145\/2830772.2830807).","DOI":"10.1145\/2830772.2830807"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] A. Fuchs, <i>et al.<\/i>, \u201cLoop-aware memory prefetching using code block working sets,\u201d ACM\/IEEE 47th Annu. Int. Symp. Micro. (MICRO) (2014) 533 (DOI: 10.1109\/MICRO.2014.27).","DOI":"10.1109\/MICRO.2014.27"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] W. Heirman, <i>et al.<\/i>: \u201cNear-side prefetch throttling: adaptive prefetching for high-performance many-core processors,\u201d 27th Int. Conf. Para. Arch. Comp. Tech. (PACT) (2018) 1 (DOI: 10.1145\/3243176.3243181).","DOI":"10.1145\/3243176.3243181"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] B. Pham, <i>et al.<\/i>: \u201cCoLT: coalesced large-reach TLBs,\u201d Annu. Int. Symp. Micro. (MICRO) (2012) 258 (DOI: 10.1109\/MICRO.2012.32).","DOI":"10.1109\/MICRO.2012.32"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B. Pham, <i>et al.<\/i>: \u201cIncreasing TLB reach by exploiting clustering in page translations,\u201d IEEE 20th Int. Symp. High-Perf. Comp. Arch. (HPCA) (2014) 558 (DOI: 10.1109\/HPCA.2014.6835964).","DOI":"10.1109\/HPCA.2014.6835964"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] V. Karakostas, <i>et al.<\/i>: \u201cRedundant memory mappings for fast access to large memories,\u201d ACM\/IEEE 42nd Annu. Int. Symp. Comp. Arch. (ISCA) (2015) 66 (DOI: 10.1145\/2749469.2749471).","DOI":"10.1145\/2749469.2749471"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] C.H. Park, <i>et al.<\/i>: \u201cHybrid TLB coalescing: improving TLB translation coverage under diverse fragmented memory allocations,\u201d ACM\/IEEE 44th Annu. Int. Symp. Comp. Arch. (ISCA) (2017) 444 (DOI: 10.1145\/3079856.3080217).","DOI":"10.1145\/3079856.3080217"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Z. Yan, <i>et al.<\/i>: \u201cTranslation ranger: operating system support for contiguity-aware TLBs,\u201d Int. Symp. Comp. Arch. (ISCA) (2019) 698 (DOI: 10.1145\/3307650.3322223).","DOI":"10.1145\/3307650.3322223"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] J.Y. Hur: \u201cBlock level TLB coalescing for buddy memory allocator,\u201d IEICE Trans. Inf. &amp; Syst. <b>E102-D<\/b> (2019) 2043 (DOI: 10.1587\/transinf.2019EDL8089).","DOI":"10.1587\/transinf.2019EDL8089"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J.Y. Hur: \u201cContiguity representation in page table for memory management units,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 147 (DOI: 10.1109\/TVLSI.2018.2870913).","DOI":"10.1109\/TVLSI.2018.2870913"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J.Y. Hur and J. Kong: \u201cPage table compaction for TLB coalescing,\u201d IEEE Access <b>8<\/b> (2020) 104814 (DOI: 10.1109\/ACCESS.2020.2999926).","DOI":"10.1109\/ACCESS.2020.2999926"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] T.D. Duong and J.Y. Hur: \u201cPage-size aware buddy allocator with unaligned range supports for TLB coalescing,\u201d IEEE Access <b>11<\/b> (2023) 91850 (DOI: 10.1109\/ACCESS.2023.3308591).","DOI":"10.1109\/ACCESS.2023.3308591"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J. Han, <i>et al.<\/i>: \u201cMosaic pages: big TLB reach with small pages,\u201d IEEE Micro <b>44<\/b> (2024) 52 (DOI: 10.1109\/MM.2024.3409181).","DOI":"10.1109\/MM.2024.3409181"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/3\/22_21.20240664\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,15]],"date-time":"2025-02-15T03:28:55Z","timestamp":1739590135000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/3\/22_21.20240664\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,10]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240664","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,2,10]]},"article-number":"21.20240664"}}