{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,2,15]],"date-time":"2025-02-15T05:22:45Z","timestamp":1739596965016,"version":"3.37.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,2,10]]},"DOI":"10.1587\/elex.21.20240694","type":"journal-article","created":{"date-parts":[[2024,12,18]],"date-time":"2024-12-18T22:13:39Z","timestamp":1734560019000},"page":"20240694-20240694","source":"Crossref","is-referenced-by-count":0,"title":["An energy-efficient readout method based on weight-flip-store coding and quantization cycle skipping technology for computing in memory"],"prefix":"10.1587","volume":"22","author":[{"given":"Shukao","family":"Dou","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]},{"given":"Heng","family":"You","sequence":"additional","affiliation":[{"name":"Nanjing Institute of Intelligent Technology"}]},{"given":"Yi","family":"Zhan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]},{"given":"Yumei","family":"Zhou","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Guo, <i>et al.<\/i>: \u201cTT@CIM: a tensor-train in-memory-computing processor using bit-level-sparsity optimization and variable precision quantization,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 852 (DOI: 10.1109\/JSSC.2022.3198413).","DOI":"10.1109\/JSSC.2022.3198413"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] F. Tu, <i>et al.<\/i>: \u201cReDCIM: reconfigurable digital computing-in-memory processor with unified FP\/INT pipeline for cloud AI acceleration,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 243 (DOI: 10.1109\/JSSC.2022.3222059).","DOI":"10.1109\/JSSC.2022.3222059"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S.H.H. Nemati, <i>et al.<\/i>: \u201cA hybrid SRAM\/RRAM in-memory computing architecture based on a reconfigurable SRAM sense amplifier,\u201d IEEE Access <b>11<\/b> (2023) 72159 (DOI: 10.1109\/ACCESS.2023.3294675).","DOI":"10.1109\/ACCESS.2023.3294675"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] A. Biswas, <i>et al.<\/i>: \u201cCONV-SRAM: an energy-efficient SRAM with in-memory dot-product computation for low-power convolutional neural networks,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 217 (DOI: 10.1109\/JSSC.2018.2880918).","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C.-J. Jhang, <i>et al.<\/i>: \u201cChallenges and trends of SRAM-based computing-in-memory for AI edge devices,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 1773 (DOI: 10.1109\/TCSI.2021.3064189).","DOI":"10.1109\/TCSI.2021.3064189"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Z. Gu, <i>et al.<\/i>: \u201cA dual-wordline 6T SRAM computing-in-memory macro featuring full signed multi-bit computation for lightweight networks,\u201d IEEE Access <b>12<\/b> (2024) 35195 (DOI: 10.1109\/ACCESS.2024.3369057).","DOI":"10.1109\/ACCESS.2024.3369057"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] H. Wang, <i>et al.<\/i>: \u201cA charge domain SRAM compute-in-memory macro with C-2C ladder-based 8-bit MAC unit in 22-nm FinFET process for edge inference,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1037 (DOI: 10.1109\/JSSC.2022.3232601).","DOI":"10.1109\/JSSC.2022.3232601"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] E.J. Choi, <i>et al.<\/i>: \u201cSRAM-based computing-in-memory macro with fully parallel one-step multibit computation,\u201d IEEE Solid-State Circuits Lett. <b>5<\/b> (2022) 234 (DOI: 10.1109\/LSSC.2022.3206416).","DOI":"10.1109\/LSSC.2022.3206416"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Chen, <i>et al.<\/i>: \u201cSAMBA: single-ADC multi-bit accumulation compute-in-memory using nonlinearity-compensated fully parallel analog adder tree,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 2762 (DOI: 10.1109\/TCSI.2023.3266269).","DOI":"10.1109\/TCSI.2023.3266269"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S.-E. Hsieh, <i>et al.<\/i>: \u201c7.6 A 70.85-86.27\u2006TOPS\/W PVT-insensitive 8b wordwise ACIM with post-processing relaxation,\u201d IEEE International Solid-State Circuits Conference (2023) 136 (DOI: 10.1109\/ISSCC42615.2023.10067335).","DOI":"10.1109\/ISSCC42615.2023.10067335"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] M. Caselli, <i>et al.<\/i>: \u201cMemory devices and A\/D interfaces: design tradeoffs in mixed-signal accelerators for machine learning applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2023) 3084 (DOI: 10.1109\/TCSII.2022.3174622).","DOI":"10.1109\/TCSII.2022.3174622"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Z. Xuan and Y. Kang: \u201cHigh-efficiency data conversion interface for reconfigurable function-in-memory computing,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 1193 (DOI: 10.1109\/TVLSI.2022.3179621).","DOI":"10.1109\/TVLSI.2022.3179621"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Lee, <i>et al.<\/i>: \u201cFully row\/column-parallel in memory computing SRAM macro employing capacitor-based mixed signal computation with 5-b inputs,\u201d Symposium on VLSI Circuits (2021) 1 (DOI: 10.23919\/VLSICircuits52068.2021.9492444).","DOI":"10.23919\/VLSICircuits52068.2021.9492444"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S. Yin, <i>et al.<\/i>: \u201cPIMCA: A 3.4-Mb programmable in-memory computing accelerator in 28\u2006nm for on-chip DNN inference,\u201d Symposium on VLSI Circuits (2021) 1 (DOI: 10.23919\/VLSICircuits52068.2021.9492403).","DOI":"10.23919\/VLSICircuits52068.2021.9492403"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] X. Yang, <i>et al.<\/i>: \u201cAn in-memory-computing charge-domain ternary CNN classifier,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1450 (DOI: 10.1109\/JSSC.2023.3238725).","DOI":"10.1109\/JSSC.2023.3238725"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] K. Xiao, <i>et al.<\/i>: \u201cA 28\u2006nm 32\u2006Kb SRAM computing-in-memory macro with hierarchical capacity attenuator and input sparsity-optimized ADC for 4b mac operation,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 1816 (DOI: 10.1109\/TCSII.2023.3234620).","DOI":"10.1109\/TCSII.2023.3234620"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Q. Dong, <i>et al.<\/i>: \u201cA 351\u2006TOPS\/W and 372.4\u2006GOPS compute-in-memory SRAM macro in 7\u2006nm FinFET CMOS for machine-learning applications,\u201d IEEE International Solid-State Circuits Conference (2020) 242 (DOI: 10.1109\/ISSCC19947.2020.9062985).","DOI":"10.1109\/ISSCC19947.2020.9062985"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] R. Sehgal, <i>et al.<\/i>: \u201cA bit-serial, compute-in-SRAM design featuring hybrid-integrating ADCs and input dependent binary scaled precharge eliminating DACs for energy efficient DNN inference,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 2109 (DOI: 10.1109\/JSSC.2023.3235210).","DOI":"10.1109\/JSSC.2023.3235210"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Zhang, <i>et al.<\/i>: \u201cIn-memory computation of a machine learning classifier in a standard 6T SRAM array,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 915 (DOI: 10.1109\/JSSC.2016.2642198).","DOI":"10.1109\/JSSC.2016.2642198"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S.K. Gonugondla, <i>et al.<\/i>: \u201cA variation-tolerant in-memory machine learning classifier via on-chip training,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 915 (DOI: 10.1109\/JSSC.2018.2867275).","DOI":"10.1109\/JSSC.2018.2867275"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Kim, <i>et al.<\/i>: \u201cNeuro-CIM: ADC-less neuromorphic computing-in-memory processor with operation gating\/stopping and digital-analog networks,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 2931 (DOI: 10.1109\/JSSC.2023.3273238).","DOI":"10.1109\/JSSC.2023.3273238"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] W. Fan, <i>et al.<\/i>: \u201cA 3-8\u2006bit reconfigurable hybrid ADC architecture with successive approximation and single-slope stages for computing in memory,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2022) 3393 (DOI: 10.1109\/ISCAS48785.2022.9937285).","DOI":"10.1109\/ISCAS48785.2022.9937285"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] H. Sun, <i>et al.<\/i>: \u201cAn energy-efficient quantized and regularized training framework for processing-in-memory accelerators,\u201d Asia and South Pacific Design Automation Conference (ASP-DAC) (2020) 325 (DOI: 10.1109\/ASP-DAC47756.2020.9045192).","DOI":"10.1109\/ASP-DAC47756.2020.9045192"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Chen, <i>et al.<\/i>: \u201c7.8 A 22\u2006nm delta-sigma computing-in-memory (\u0394\u03a3CIM) SRAM macro with near-zero-mean outputs and LSB-first ADCs achieving 21.38\u2006TOPS\/W for 8b-MAC edge AI processing,\u201d IEEE International Solid-State Circuits Conference (2023) 140 (DOI: 10.1109\/ISSCC42615.2023.10067289).","DOI":"10.1109\/ISSCC42615.2023.10067289"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A.C. Undavalli, <i>et al.<\/i>: \u201cADC-less 3D-NAND compute-in-memory architecture using margin propagation,\u201d International Midwest Symposium on Circuits and Systems (MWSCAS) (2023) 89 (DOI: 10.1109\/MWSCAS57524.2023.10406082).","DOI":"10.1109\/MWSCAS57524.2023.10406082"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S.-M. Chin, <i>et al.<\/i>: \u201cA new rail-to-rail comparator with adaptive power control for low power SAR ADCs in biomedical application,\u201d Proceedings of 2010 IEEE International Symposium on Circuits and Systems (2010) 1575 (DOI: 10.1109\/ISCAS.2010.5537421).","DOI":"10.1109\/ISCAS.2010.5537421"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Wei, <i>et al.<\/i>: \u201cAn 11-bit 250\u2006MS\/s subrange-SAR ADC in 40\u2006nm CMOS,\u201d International Symposium on Next-Generation Electronics (ISNE) (2016) 1 (DOI: 10.1109\/ISNE.2016.7543365).","DOI":"10.1109\/ISNE.2016.7543365"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Wu, <i>et al.<\/i>: \u201cAn asynchronous SAR ADC with gate-controlled ring oscillator for multi-phase clock generator,\u201d IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) (2014) 1 (DOI: 10.1109\/ICSICT.2014.7021295).","DOI":"10.1109\/ICSICT.2014.7021295"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Li, <i>et al.<\/i>: \u201cSmall-area SAR ADCs with a compact unit-length DAC layout,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 4038 (DOI: 10.1109\/TCSII.2022.3186064).","DOI":"10.1109\/TCSII.2022.3186064"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] G.-Y. Huang, <i>et al.<\/i>: \u201cA 1-<i>\u03bc<\/i>W 10-bit 200-kS\/s SAR ADC with a bypass window for biomedical applications,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2783 (DOI: 10.1109\/JSSC.2012.2217635).","DOI":"10.1109\/JSSC.2012.2217635"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/3\/22_21.20240694\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,15]],"date-time":"2025-02-15T03:28:14Z","timestamp":1739590094000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/3\/22_21.20240694\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,2,10]]},"references-count":30,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.21.20240694","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,2,10]]},"article-number":"21.20240694"}}