{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,17]],"date-time":"2026-01-17T20:56:58Z","timestamp":1768683418135,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"7","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,4,10]]},"DOI":"10.1587\/elex.22.20240710","type":"journal-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T22:12:23Z","timestamp":1741126343000},"page":"20240710-20240710","source":"Crossref","is-referenced-by-count":1,"title":["Design of a 25\u2006Gbps CTLE based on adjustable mid-frequency equalization and wide-bandwidth binaural negative capacitor"],"prefix":"10.1587","volume":"22","author":[{"given":"Rui","family":"Hua","sequence":"first","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle, Shanghai University"}]},{"given":"Jianhua","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle, Shanghai University"}]},{"given":"Aiying","family":"Guo","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Chips and Systems for Intelligent Connected Vehicle, Shanghai University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] U. Singh, <i>et al<\/i>.: \u201c2.2 A 780\u2006mW 4\u00d728\u2006Gb\/s transceiver for 100\u2006GbE gearbox PHY in 40\u2006nm CMOS,\u201d ISSCC Dig. Tech. Papers (2014) 40 (DOI: 10.1109\/ISSCC.2014.6757328).","DOI":"10.1109\/ISSCC.2014.6757328"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] R. Navid, <i>et al<\/i>.: \u201cA 40\u2006Gb\/s serial link transceiver in 28\u2006nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 814 (DOI: 10.1109\/JSSC.2014.2374176).","DOI":"10.1109\/JSSC.2014.2374176"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] P.-C. Chiang, <i>et al<\/i>.: \u201c4\u00d725\u2006Gb\/s transceiver with optical front-end for 100\u2006GbE system in 65\u2006nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 573 (DOI: 10.1109\/jssc.2014.2365700).","DOI":"10.1109\/JSSC.2014.2365700"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M.S. Chen and C.K.K. Yang: \u201cA 50-64\u2006Gb\/s serializing transmitter with a 4-tap, LC-ladder-filter-based FFE in 65\u2006nm CMOS technology,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 1903 (DOI: 10.1109\/CICC.2014.6946020).","DOI":"10.1109\/JSSC.2015.2411625"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] J. Lee, <i>et al<\/i>.: \u201cDesign of 56\u2006Gb\/s NRZ and PAM4 SerDes transceivers in CMOS technologies,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2061 (DOI: 10.1109\/jssc.2015.2433269).","DOI":"10.1109\/JSSC.2015.2433269"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Zhang, <i>et al<\/i>.: \u201c50\u2006Gb\/s high-speed serial interface receiver CTLE equalization circuit design,\u201d 2023 8th International Conference on Integrated Circuits and Microsystems (2023) 417 (DOI: 10.1109\/ICICM59499.2023.10365997).","DOI":"10.1109\/ICICM59499.2023.10365997"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Aghighi, <i>et al<\/i>.: \u201cA low-power 10 to 15\u2006Gb\/s common-gate CTLE based on optimized active inductors,\u201d 2020 IFIP\/IEEE 28th International Conference on Very Large Scale Integration (2020) 171 (DOI: 10.1109\/VLSI-SOC46417.2020.9344076).","DOI":"10.1109\/VLSI-SOC46417.2020.9344076"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Aghighi, <i>et al<\/i>.: \u201cA 10-Gb\/s low-power low-voltage CTLE using gate and bulk driven transistors,\u201d 2016 IEEE International Conference on Electronics Circuits and Systems (2016) 217 (DOI: 10.1109\/ICECS.2016.7841171).","DOI":"10.1109\/ICECS.2016.7841171"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] W.S. Kim and W.Y. Choi: \u201cA 10-Gb\/s low-power adaptive continuous-time linear equalizer using asynchronous under-sampling histogram,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130030 (DOI: 10.1587\/elex.10.20130030).","DOI":"10.1587\/elex.10.20130030"},{"key":"10","unstructured":"[10] G.J. Tan, <i>et al<\/i>.: \u201cDesign and implementation of robust controller for PMSM drive,\u201d International Review of Electrical Engineering (2012) 3769."},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Sun, <i>et al<\/i>.: \u201c6.25-10\u2006Gb\/s adaptive CTLE with spectrum balancing and loop-unrolled half-rate DFE in TSMC 0.18\u2006<i>\u03bc<\/i>m CMOS,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220429 (DOI: 10.1587\/elex.19.20220429).","DOI":"10.1587\/elex.19.20220429"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Zheng, <i>et al<\/i>.: \u201cA 16\u2006Gbps programmable CTLE design with adjustable gain,\u201d 2023 3rd International Conference on Electronic Information Engineering and Computer Science (2023) 220 (DOI: 10.1109\/EIECS59936.2023.10435457).","DOI":"10.1109\/EIECS59936.2023.10435457"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Zhang, <i>et al<\/i>.: \u201cA 20\u2006Gbps CTLE with active inductor,\u201d 2022 7th International Conference on Integrated Circuits and Microsystems (2024) 485 (DOI: 10.1109\/ICICM56102.2022.10011348).","DOI":"10.1109\/ICICM56102.2022.10011348"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] D. Yoo, <i>et al<\/i>.: \u201c6.8 A 36\u2006Gb\/s adaptive baud-rate CDR with CTLE and 1-Tap DFE in 28\u2006nm CMOS,\u201d 2019 IEEE International Solid-State Circuits Conference (2019) 126 (DOI: 10.1109\/ISSCC.2019.8662379).","DOI":"10.1109\/ISSCC.2019.8662379"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] G. Wang, <i>et al<\/i>.: \u201cA 64-Gb\/s 0.33-pJ\/bit PAM4 receiver analog front-end with a single-stage triple-peaking CTLE achieving 22.5\u2006dB boost in 40-nm CMOS process,\u201d 2023 IEEE International Conference on Integrated Circuits, Technologies and Applications (2023) 120 (DOI: 10.23919\/ICS.2024.3456043).","DOI":"10.1109\/ICTA60488.2023.10364305"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Borah, <i>et al<\/i>.: \u201cA 5-Gb\/s adaptive continuous time linear equalizer using ferroelectric capacitor,\u201d IEEE Trans. Compon., Packag Manuf. Technol. <b>12<\/b> (2022) 647 (DOI: 10.1109\/TCPMT.2022.3158933).","DOI":"10.1109\/TCPMT.2022.3158933"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] G.T. Manvel, <i>et al<\/i>.: \u201cTwo stage CTLE for high speed data receiving,\u201d 2020 IEEE 40th International Conference on Electronics and Nanotechnology (2020) 374 (DOI: 10.1109\/ELNANO50318.2020.9088865).","DOI":"10.1109\/ELNANO50318.2020.9088865"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S.M. Vazgen, <i>et al<\/i>.: \u201cHigh PSRR and accuracy receiver active equalizer,\u201d 2014 IEEE 34th International Scientific Conference on Electronics and Nanotechnology (2014) 194 (DOI: 10.1109\/elnano.2014.6873944).","DOI":"10.1109\/ELNANO.2014.6873944"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Choi, <i>et al<\/i>.: \u201cA single-ended NRZ receiver with gain-enhanced active-inductive CTLE and reference-selection DFE for memory interfaces,\u201d IEEE J. Solid-State Circuits <b>59<\/b> (2024) 1261 (DOI: 10.1109\/JSSC.2024.3358335).","DOI":"10.1109\/JSSC.2024.3358335"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Lee: \u201cA 20-Gb\/s adaptive equalizer in 0.13-um CMOS technology,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2058 (DOI: 10.1109\/jssc.2006.880629).","DOI":"10.1109\/JSSC.2006.880629"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] A. Atharav and B. Razavi: \u201cA 56-Gb\/s 50-mW NRZ receiver in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 54 (DOI: 10.1109\/JSSC.2021.3109032).","DOI":"10.1109\/JSSC.2021.3109032"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] R. Tang, <i>et al<\/i>.: \u201cA continuous-time linear equalizer with ultrafine gain adjustment achieving 0.3-dB DC-gain step and 0.9-dB peaking-gain step,\u201d IEEE Microw. Wireless Technol. Lett. <b>33<\/b> (2023) 559 (DOI: 10.1109\/LMWT.2022.3233634).","DOI":"10.1109\/LMWT.2022.3233634"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] T. Wang, <i>et al<\/i>.: \u201cA 5.2\u2006Gb\/s receiver for next-generation 8K displays in 180\u2006nm CMOS process,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 2521 (DOI: 10.1109\/JSSC.2022.3155514).","DOI":"10.1109\/JSSC.2022.3155514"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] G. Wang, <i>et al<\/i>.: \u201cA 64-Gb\/s 0.33-pJ\/bit PAM4 receiver analog front-end with a single-stage triple-peaking CTLE achieving 22.5-dB boost in 40-nm CMOS process,\u201d IEEE International Conference on Integrated Circuits, Technologies and Applications (2023) 120 (DOI: 10.1109\/icta60488.2023.10364305).","DOI":"10.1109\/ICTA60488.2023.10364305"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Zhang and Q. Hu: \u201cA 33\u2006Gb\/s combined adaptive CTLE and half-rate look-ahead DFE in 0.13\u2006<i>\u03bc<\/i>m BiCMOS technology for serial link,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20170764 (DOI: 10.1587\/elex.15.20170764).","DOI":"10.1587\/elex.15.20170764"},{"key":"26","unstructured":"[26] B. Razavi: <i>Design of Integrated Circuits for Optical Communications<\/i> (Wiley, New York, 2012) 2nd ed. 183."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] J. Sim, <i>et al<\/i>.: \u201cA 25\u2006Gb\/s wireline receiver with feedforward and feedback equalizers at analog front-end,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 404 (DOI: 10.1109\/TCSII.2021.3093913).","DOI":"10.1109\/TCSII.2021.3093913"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] P.K. Thota, <i>et al<\/i>.: \u201cA 16\u2006Gbps 3rd order CTLE design for serial links with high channel loss in 16\u2006nm FinFET,\u201d 2023 36th International Conference on VLSI Design and 2023 22nd International Conference on Embedded Systems (2023) 284 (DOI: 10.1109\/VLSID57277.2023.00065).","DOI":"10.1109\/VLSID57277.2023.00065"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] G. Chen, <i>et al<\/i>.: \u201cA high efficient CTLE for 12.5\u2006Gbps receiver of JESD204B standard,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180617 (DOI: 10.1587\/elex.15.20180617).","DOI":"10.1587\/elex.15.20180617"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S. Lee, <i>et al<\/i>.: \u201cFeedforward Cherry-Hooper continuous time linear equalizer in 28-nm CMOS,\u201d 2022 37th International Technical Conference on Circuits\/Systems, Computers and Communications (2022) 507 (DOI: 10.1109\/ITC-CSCC55581.2022.9895009).","DOI":"10.1109\/ITC-CSCC55581.2022.9895009"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/7\/22_22.20240710\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,12]],"date-time":"2025-04-12T04:20:41Z","timestamp":1744431641000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/7\/22_22.20240710\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,10]]},"references-count":30,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20240710","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,4,10]]},"article-number":"22.20240710"}}