{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,11]],"date-time":"2026-03-11T16:24:23Z","timestamp":1773246263653,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"6","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,3,25]]},"DOI":"10.1587\/elex.22.20240755","type":"journal-article","created":{"date-parts":[[2025,2,12]],"date-time":"2025-02-12T22:12:48Z","timestamp":1739398368000},"page":"20240755-20240755","source":"Crossref","is-referenced-by-count":1,"title":["Design considerations for ESD protection diodes in bulk FinFET technology"],"prefix":"10.1587","volume":"22","author":[{"given":"Dae-Yeol","family":"You","sequence":"first","affiliation":[{"name":"Korea Electronics Technology Institute (KETI), Mixed Signal SoC Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jaeho","family":"Lee","sequence":"additional","affiliation":[{"name":"Korea Electronics Technology Institute (KETI), Mixed Signal SoC Research Center"},{"name":"School of Electrical and Computer Engineering, Georgia Institute of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kang-Il","family":"Cho","sequence":"additional","affiliation":[{"name":"Korea Electronics Technology Institute (KETI), Mixed Signal SoC Research Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y.-S. Koo, <i>et al<\/i>.: \u201cESD protection circuit with low triggering voltage and fast turn-on using substrate-triggered technique,\u201d IEICE Electron. Express <b>6<\/b> (2009) 467 (DOI: 10.1587\/elex.6.467).","DOI":"10.1587\/elex.6.467"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H.V. Nguyen, <i>et al<\/i>.: \u201cA novel methodology for speeding up IC performance in 32\u2006nm FinFET,\u201d IEICE Electron. Express <b>9<\/b> (2012) 227 (DOI: 10.1587\/elex.9.227).","DOI":"10.1587\/elex.9.227"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] R.-K. Chang, <i>et al<\/i>.: \u201cDesign of fin-diode-triggered rotated silicon-controlled rectifier for high-speed digital application in 16-nm FinFET process,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 2725 (DOI: 10.1109\/TED.2020.2995145).","DOI":"10.1109\/TED.2020.2995145"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Milova, <i>et al<\/i>.: \u201cFinFET SCR: Design challenges and novel fin SCR approaches for on-chip ESD protection,\u201d EOS\/ESD Symp. Tech. Papers (2017) 1 (DOI: 10.23919\/EOSESD.2017.8073437).","DOI":"10.23919\/EOSESD.2017.8073437"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Dong, <i>et al<\/i>.: \u201cComprehensive study of ESD design window scaling down to 7\u2006nm technology node,\u201d EOS\/ESD Symp. Tech. Papers (2018) 1 (DOI: 10.23919\/EOS\/ESD.2018.8509689).","DOI":"10.23919\/EOS\/ESD.2018.8509689"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] C. Duvvury: \u201cParadigm shift in ESD qualification,\u201d IEEE Int. Rel. Phys. Symp. (2008) 1 (DOI: 10.1109\/RELPHY.2008.4558855).","DOI":"10.1109\/RELPHY.2008.4558855"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Russ: \u201cESD issues in advanced CMOS bulk and FinFET technologies: Processing, protection devices and circuit strategies,\u201d Microelectron. Reliab. <b>48<\/b> (2008) 1403 (DOI: 10.1016\/j.microrel.2008.07.042).","DOI":"10.1016\/j.microrel.2008.07.042"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Li, <i>et al<\/i>.: \u201cDesign and optimization of ESD P-direction diode in bulk FinFET technology,\u201d EOS\/ESD Symp. Tech. Papers (2018) 1 (DOI: 10.23919\/EOS\/ESD.2018.8509757).","DOI":"10.23919\/EOS\/ESD.2018.8509757"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y. Li, <i>et al<\/i>.: \u201cESD protection design overview in advanced SOI and bulk FinFET technologies,\u201d IEEE Custom Integr. Circuits Conf. (2020) 1 (DOI: 10.1109\/CICC48029.2020.9075904).","DOI":"10.1109\/CICC48029.2020.9075904"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S.-H. Chen: \u201cESD challenges in advanced FinFET and GAA nanowire CMOS technologies: Designing diode-based ESD protection in advanced state-of-the-art technologies,\u201d IEEE Custom Integr. Circuits Conf. (2019) 1 (DOI: 10.1109\/CICC.2019.8780136).","DOI":"10.1109\/CICC.2019.8780136"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] D. Linten, <i>et al<\/i>.: \u201cESD in FinFET technologies: Past learning and emerging challenges,\u201d IEEE Int. Rel. Phys. Symp. (2013) 2B.5.1 (DOI: 10.1109\/IRPS.2013.6531950).","DOI":"10.1109\/IRPS.2013.6531950"},{"key":"12","unstructured":"[12] A. Griffoni, <i>et al<\/i>.: \u201cNext generation bulk FinFET devices and their benefits for ESD robustness,\u201d EOS\/ESD Symp. Tech. Papers (2009) 1."},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] S.-H. Chen, <i>et al<\/i>.: \u201cProcess options impact on ESD diode performance in bulk FinFET technology,\u201d IEEE Trans. Electron Devices <b>63<\/b> (2016) 3424 (DOI: 10.1109\/TED.2016.2597000).","DOI":"10.1109\/TED.2016.2597000"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] S.-H. Chen, <i>et al<\/i>.: \u201cGated and STI defined ESD diodes in advanced bulk FinFET technologies,\u201d IEEE Int. Electron Devices Meet. (2014) 20.4.1 (DOI: 10.1109\/IEDM.2014.7047089).","DOI":"10.1109\/IEDM.2014.7047089"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] P. Lu, <i>et al<\/i>.: \u201cSource\/drain extension doping engineering for variability suppression and performance enhancement in 3-nm node FinFETs,\u201d IEEE Trans. Electron Devices <b>68<\/b> (2021) 1352 (DOI: 10.1109\/TED.2021.3052432).","DOI":"10.1109\/TED.2021.3052432"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] V. Vashishtha and L.T. Clark: \u201cASAP5: A predictive PDK for the 5\u2006nm node,\u201d Microelectron. J. <b>126<\/b> (2022) 105481 (DOI: 10.1016\/j.mejo.2022.105481).","DOI":"10.1016\/j.mejo.2022.105481"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] V. Vashishtha and L.T. Clark: \u201cComparing bulk-Si FinFET and gate-all-around FETs for the 5\u2006nm technology node,\u201d Microelectron. J. <b>107<\/b> (2021) 104942 (DOI: 10.1016\/j.mejo.2020.104942).","DOI":"10.1016\/j.mejo.2020.104942"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J.-S. Yoon, <i>et al<\/i>.: \u201cReduction of process variations for sub-5-nm node fin and nanosheet FETs using novel process scheme,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 2732 (DOI: 10.1109\/TED.2020.2995340).","DOI":"10.1109\/TED.2020.2995340"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K. Chatty, <i>et al<\/i>.: \u201cStudy of factors limiting ESD diode performance in 90\u2006nm CMOS technologies and beyond,\u201d IEEE Int. Rel. Phys. Symp. (2005) 98 (DOI: 10.1109\/RELPHY.2005.1493070).","DOI":"10.1109\/RELPHY.2005.1493070"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Li, <i>et al<\/i>.: \u201cModeling and simulation of comprehensive diode behavior under electrostatic discharge stresses,\u201d IEEE Trans. Device Mater. Reliab. <b>19<\/b> (2019) 90 (DOI: 10.1109\/TDMR.2018.2882454).","DOI":"10.1109\/TDMR.2018.2882454"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Di, <i>et al<\/i>.: \u201cESD design verification aided by mixed-mode multiple-stimuli ESD simulation,\u201d IEEE J. Electron Devices Soc. <b>9<\/b> (2021) 1194 (DOI: 10.1109\/JEDS.2021.3105375).","DOI":"10.1109\/JEDS.2021.3105375"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Z. Pan, <i>et al<\/i>.: \u201c3D TCAD analysis enabling ESD layout design optimization,\u201d IEEE J. Electron Devices Soc. <b>8<\/b> (2020) 1289 (DOI: 10.1109\/JEDS.2020.3027034).","DOI":"10.1109\/JEDS.2020.3027034"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B.A. Unger: \u201cElectrostatic discharge failures of semiconductor devices,\u201d Int. Rel. Phys. Symp. (1981) 193 (DOI: 10.1109\/IRPS.1981.362995).","DOI":"10.1109\/IRPS.1981.362995"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] F. Lu, <i>et al<\/i>.: \u201cA systematic study of ESD protection co-design with high-speed and high-frequency ICs in 28\u2006nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>63<\/b> (2016) 1746 (DOI: 10.1109\/TCSI.2016.2581839).","DOI":"10.1109\/TCSI.2016.2581839"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] L.T. Clark, <i>et al<\/i>.: \u201cASAP7: A 7-nm FinFET predictive process design kit,\u201d Microelectron. J. <b>53<\/b> (2016) 105 (DOI: 10.1016\/j.mejo.2016.04.006).","DOI":"10.1016\/j.mejo.2016.04.006"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Simicic, <i>et al<\/i>.: \u201cESD diodes with Si\/SiGe superlattice I\/O FinFET architecture in a vertically stacked horizontal nanowire technology,\u201d Eur. Solid-State Device Res. Conf. (2018) 194 (DOI: 10.1109\/ESSDERC.2018.8486885).","DOI":"10.1109\/ESSDERC.2018.8486885"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y.-W. Hsiao and M.-D. Ker: \u201cLow-capacitance ESD protection design for high-speed I\/O interfaces in a 130-nm CMOS process,\u201d Microelectron. Reliab. <b>49<\/b> (2009) 650 (DOI: 10.1016\/j.microrel.2009.03.011).","DOI":"10.1016\/j.microrel.2009.03.011"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] K. Bhatia, <i>et al<\/i>.: \u201cLayout optimization of ESD protection diodes for high-frequency I\/Os,\u201d IEEE Trans. Device Mater. Rel. <b>9<\/b> (2009) 465 (DOI: 10.1109\/TDMR.2009.2025956).","DOI":"10.1109\/TDMR.2009.2025956"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] K. Bhatia and E. Rosenbaum: \u201cLayout guidelines for optimized ESD protection diodes,\u201d EOS\/ESD Symp. Tech. Papers (2007) 1A.3-1 (DOI: 10.1109\/EOSESD.2007.4401727).","DOI":"10.1109\/EOSESD.2007.4401727"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C.-T. Yeh, <i>et al<\/i>.: \u201cOptimization on layout style of ESD protection diode for radio-frequency front-end and high-speed I\/O interface circuits,\u201d IEEE Trans. Device Mater. Rel. <b>10<\/b> (2010) 238 (DOI: 10.1109\/TDMR.2010.2043433).","DOI":"10.1109\/TDMR.2010.2043433"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/6\/22_22.20240755\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,29]],"date-time":"2025-03-29T04:08:42Z","timestamp":1743221322000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/6\/22_22.20240755\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,3,25]]},"references-count":30,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20240755","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,3,25]]},"article-number":"22.20240755"}}