{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T03:40:10Z","timestamp":1745638810526,"version":"3.40.4"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"8","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,4,25]]},"DOI":"10.1587\/elex.22.20250018","type":"journal-article","created":{"date-parts":[[2025,3,4]],"date-time":"2025-03-04T22:12:20Z","timestamp":1741126340000},"page":"20250018-20250018","source":"Crossref","is-referenced-by-count":0,"title":["Optimization of D flip-flop in RFID reader using full swing gate diffusion input (FSGDI) with buffer circuit to improve power efficiency"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2344-183X","authenticated-orcid":false,"given":"Robby Kurniawan","family":"Harahap","sequence":"first","affiliation":[{"name":"Dept. of Electrical Engineering, Gunadarma University"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-8599-4341","authenticated-orcid":false,"given":"R.A. Sekar Ciptaning","family":"Anindya","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Gunadarma University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4439-4107","authenticated-orcid":false,"given":"Antonius Irianto","family":"Sukowati","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Cendekia Abditama University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6623-6812","authenticated-orcid":false,"given":"Dyah","family":"Nur\u2019ainingsih","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Gunadarma University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6146-1324","authenticated-orcid":false,"given":"Eri Prasetyo","family":"Wibowo","sequence":"additional","affiliation":[{"name":"Dept. of Information Technology, Gunadarma University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5807-7196","authenticated-orcid":false,"family":"Widyastuti","sequence":"additional","affiliation":[{"name":"Dept. of Electrical Engineering, Gunadarma University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] G. Papotto, <i>et al<\/i>.: \u201cCMOS IC solutions for the 77\u2006GHz radar sensor in automotive applications,\u201d Electronics <b>13<\/b> (2024) 2104 (DOI: 10.3390\/electronics13112104).","DOI":"10.3390\/electronics13112104"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S. Biereigel, <i>et al<\/i>.: \u201cRadiation-tolerant all-digital clock generators for HEP applications,\u201d Journal of Instrumentation <b>18<\/b> (2023) C01060 (DOI: 10.1088\/1748-0221\/18\/01\/C01060).","DOI":"10.1088\/1748-0221\/18\/01\/C01060"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Abuelkhail, <i>et al<\/i>.: \u201cInternet of things for healthcare monitoring applications based on RFID clustering scheme,\u201d Wireless Networks <b>27<\/b> (2021) 747 (DOI: 10.1007\/s11276-020-02482-1).","DOI":"10.1007\/s11276-020-02482-1"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Liang, <i>et al<\/i>.: \u201cAnalysis of electromagnetic interference for anti-medal UHF RFID temperature tag in high power electronic equipment,\u201d Electronics <b>12<\/b> (2023) 3577 (DOI: 10.3390\/electronics12173577).","DOI":"10.3390\/electronics12173577"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. Landaluce, <i>et al<\/i>.: \u201cA review of IoT sensing applications and challenges using RFID and wireless sensor networks,\u201d Sensors <b>20<\/b> (2020) 2495 (DOI: 10.3390\/s20092495).","DOI":"10.3390\/s20092495"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] H. Khalil and K. Elgazzar: \u201cLocation transparency call (LTC) system: an intelligent phone dialing system based on the phone of things (PoT) architecture,\u201d Future Internet <b>14<\/b> (2022) 111 (DOI: 10.3390\/fi14040111).","DOI":"10.3390\/fi14040111"},{"key":"7","unstructured":"[7] D. Nur\u2019ainingsih, <i>et al<\/i>.: \u201cDesign of accumulator dump for RFID readers using 0.35\u2006<i>\u03bc<\/i>m CMOS technology,\u201d Journal of Theoretical and Applied Information Technology <b>98<\/b> (2020) 3249 (http:\/\/www.jatit.org\/volumes\/Vol98No20\/13Vol98No20.pdf<i><\/i>)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] W. Bae: \u201cCMOS inverter as analog circuit: an overview,\u201d Journal of Low Power Electronics and Applications <b>9<\/b> (2019) 26 (DOI: 10.3390\/jlpea9030026).","DOI":"10.3390\/jlpea9030026"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] V. Jantarachote, <i>et al<\/i>.: \u201cCMOS rectifier design for RFID chip with high sensitivity at low input power to be combined with an ultrasmall antenna,\u201d International Journal of Numerical Modelling: Electronic Networks, Devices and Fields <b>32<\/b> (2019) e2607 (DOI: 10.1002\/jnm.2607).","DOI":"10.1002\/jnm.2607"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Romijn, <i>et al<\/i>.: \u201cIntegrated digital and analog circuit blocks in a scalable silicon carbide CMOS technology,\u201d IEEE Trans. Electron Devices <b>69<\/b> (2021) 4 (DOI: 10.1109\/TED.2021.3125279).","DOI":"10.1109\/TED.2021.3125279"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] V.K. Sharma: \u201cDesign and simulation of reliable low power CMOS logic gates,\u201d IETE Journal of Research <b>69<\/b> (2023) 1022 (DOI: 10.1080\/03772063.2020.1847700).","DOI":"10.1080\/03772063.2020.1847700"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] H. Ghabri, <i>et al<\/i>.: \u201cPerformance optimization of 1-bit full adder cell based on CNTFET transistor,\u201d Engineering, Technology &amp; Applied Science Research <b>9<\/b> (2019) 4933 (DOI: 10.48084\/etasr.3156).","DOI":"10.48084\/etasr.3156"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Gupta and A.K. Rana: \u201cComparative analysis of single-phase-clocked low power flip-flops with transmission-gate flip-flop,\u201d Journal of Physics: Conference Series <b>2325<\/b> (2022) 012015 (DOI: 10.1088\/1742-6596\/2325\/1\/012015).","DOI":"10.1088\/1742-6596\/2325\/1\/012015"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] M.H. Aung and T.T. Hla: \u201cComparative analysis of CMOS-based D-type flip-flop architectures for high-performance VLSI applications using 45-nm CMOS technology,\u201d The Indonesian Journal of Computer Science <b>13<\/b> (2024) (DOI: 10.33022\/ijcs.v13i3.4004).","DOI":"10.33022\/ijcs.v13i3.4004"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] T.Y. Keong, <i>et al<\/i>.: \u201cHigh efficiency carry save adder using modified-gate diffusion input technique,\u201d International Journal of Nanoelectronics and Materials (IJNeaM) <b>17<\/b> (2024) 53 (DOI: 10.58915\/ijneam.v17iJune.835).","DOI":"10.58915\/ijneam.v17iJune.835"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] G.S. Jayadeva, <i>et al<\/i>: \u201cDesign and implementation of a high-speed D flip flop using CMOS inverter logic,\u201d WSEAS Transactions on Electronics <b>13<\/b> (2022) 125 (DOI: 10.37394\/232017.2022.13.16).","DOI":"10.37394\/232017.2022.13.16"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] K.J. Bosco, <i>et al<\/i>.: \u201cFundamental flip-flop design: comparative analysis,\u201d Journal of VLSI Circuits and Systems <b>5<\/b> (2023) 1 (DOI: 10.31838\/jvcs\/05.01.01).","DOI":"10.31838\/jvcs\/05.01.01"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G. Nayan, <i>et al<\/i>.: \u201cA review on modified gate diffusion input logic: an approach for area and power efficient digital system design,\u201d Proc. Second International Conference on Emerging Trends in Science &amp; Technologies For Engineering Systems (ICETSE-2019) (2019) (DOI: 10.2139\/ssrn.3507293).","DOI":"10.2139\/ssrn.3507293"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] R. Mahima and M. Maheswari: \u201cDesign and implementation of low power time-to-digital converter using MGDI technique,\u201d International Journal of Computer Communication and Informatics <b>5<\/b> (2023) 15 (DOI: 10.34256\/ijcci2312).","DOI":"10.34256\/ijcci2312"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] D. Sahoo, <i>et al<\/i>.: \u201cStudy of different adders using full swing gate diffusion input,\u201d 2020 5th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE) IEEE (2020) (DOI: 10.1109\/ICRAIE51050.2020.9358374).","DOI":"10.1109\/ICRAIE51050.2020.9358374"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] N. Naveena, <i>et al<\/i>.: \u201cLow power &amp; area efficient digital circuits design for portable devices using GDI,\u201d Journal of Xidian University <b>14<\/b> (2020) (DOI: 10.37896\/jxu14.6\/212).","DOI":"10.37896\/jxu14.6\/212"},{"key":"22","unstructured":"[22] S.V. Saravanan, <i>et al<\/i>.: \u201cDesign of low power D-flip flop based on full swing GDI logic and implementation in 4x4 SRAM,\u201d Journal of Advanced Research in Dynamical and Control Systems <b>9<\/b> (2017) 188 (https:\/\/www.researchgate.net\/publication\/324963843_Design_of_low_power_D-flip_flop_based_on_full_swing_GDI_logic_and_implementation_in_4x4_SRAM<i><\/i>)."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] K.G. Dharani: \u201cDesign of low power and area efficient 8\u2006bit USR using mGDI technology,\u201d International Journal of Computer Communication and Informatics <b>3<\/b> (2021) 25 (DOI: 10.34256\/ijcci2123).","DOI":"10.34256\/ijcci2123"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H. Pokhrel, <i>et al<\/i>.: \u201cDesign and analysis of 4-bit binary synchronous counter by leakage reduction techniques,\u201d Int. J. Comput. Trends Technol. <b>50<\/b> (2017) 101 (DOI: 10.14445\/22312803\/IJCTT-V50P118).","DOI":"10.14445\/22312803\/IJCTT-V50P118"},{"key":"25","unstructured":"[25] N. Naveena, <i>et al<\/i>.: \u201cLow power digital circuits design using 120\u2006nm technology,\u201d International Journal of Scientific &amp; Technology Research (IJSTR) <b>9<\/b> (2020) 2014 (https:\/\/www.researchgate.net\/publication\/342438756_Low_Power_Digital_Circuits_Design_using_120nm_Technology<i><\/i>)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Yuan, <i>et al<\/i>.: \u201cA novel high-speed low-power sense-amplifier-based flip-flop for digital circuits application,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230446 (DOI: 10.1587\/elex.20.20230446).","DOI":"10.1587\/elex.20.20230446"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] S. Radhakrishnan, <i>et al<\/i>.: \u201cAn enhanced gate diffusion input technique for low power applications,\u201d Microelectronics Journal <b>93<\/b> (2019) 104621 (DOI: 10.1016\/j.mejo.2019.104621).","DOI":"10.1016\/j.mejo.2019.104621"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y.G. Praveen Kumar, <i>et al<\/i>.: \u201cPerformance analysis of multipliers using modified gate diffused input technology,\u201d IETE Journal of Research <b>68<\/b> (2022) 3887 (DOI: 10.1080\/03772063.2020.1782778).","DOI":"10.1080\/03772063.2020.1782778"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Z. Han: \u201cThe power-delay product and its implication to CMOS inverter,\u201d Journal of Physics: Conference Series IOP Publishing <b>1754<\/b> (2021) 012131 (DOI: 10.1088\/1742-6596\/1754\/1\/012131).","DOI":"10.1088\/1742-6596\/1754\/1\/012131"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] O.A. Albadry, <i>et al<\/i>.: \u201cDesign of area efficient and low power 4-bit multiplier based on full-swing GDI technique,\u201d International Conference on Innovative Trends in Computer Engineering (ITCE) (2019) (DOI: 10.1109\/ITCE.2019.8646341).","DOI":"10.1109\/ITCE.2019.8646341"},{"key":"31","unstructured":"[31] G.C. Sree and M.C.S. Reddy: \u201cDesign and analysis on low power 4-bit multiplier based on full-swing GDI technique,\u201d NeuroQuantology <b>20<\/b> (2022) 1666 (DOI: 10.14704\/nq.2022.20.10.NQ55149)."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/8\/22_22.20250018\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,26]],"date-time":"2025-04-26T03:23:30Z","timestamp":1745637810000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/8\/22_22.20250018\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,4,25]]},"references-count":31,"journal-issue":{"issue":"8","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250018","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,4,25]]},"article-number":"22.20250018"}}