{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T21:10:01Z","timestamp":1775509801090,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1587\/elex.22.20250068","type":"journal-article","created":{"date-parts":[[2025,3,31]],"date-time":"2025-03-31T22:34:03Z","timestamp":1743460443000},"page":"20250068-20250068","source":"Crossref","is-referenced-by-count":1,"title":["A memristor-based low-cost multiple-time adaptive offset voltage trimming system for operational amplifier"],"prefix":"10.1587","volume":"22","author":[{"given":"Xiangrui","family":"Li","sequence":"first","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"}]},{"given":"Tianhang","family":"Liang","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"}]},{"given":"Zhigang","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"}]},{"given":"Hao","family":"Yue","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]},{"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"}]},{"given":"Yihao","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"}]},{"given":"Huaxiang","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent and Computing Technology Beijing Key Laboratory"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Z. Hoseini, <i>et al<\/i>.: \u201cCurrent feedback instrumentation amplifier with built-in differential electrode offset cancellation loop for ECG\/EEG sensing frontend,\u201d IEEE Trans. Instrum. Meas. <b>70<\/b> (2021) 2001911 (DOI: 10.1109\/TIM.2020.3031205).","DOI":"10.1109\/TIM.2020.3031205"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Zeng, <i>et al<\/i>.: \u201cA 2-<i>\u03bc<\/i>W, 0.64-<i>\u03bc<\/i>Vrms ECG recording chopper amplifier with digital-current DSL,\u201d 2023 IEEE 66th International Midwest Symposium on Circuits and Systems (MWSCAS) (2023) 718 (DOI: 10.1109\/MWSCAS57524.2023.10406088).","DOI":"10.1109\/MWSCAS57524.2023.10406088"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C.-J. Yen, <i>et al<\/i>.: \u201cMicro-power low-offset instrumentation amplifier IC design for biomedical system applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>51<\/b> (2004) 691 (DOI: 10.1109\/TCSI.2004.826208).","DOI":"10.1109\/TCSI.2004.826208"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S.-J. Kim, <i>et al<\/i>.: \u201cA sub-<i>\u03bc<\/i>W\/Ch analog front-end for \u0394-neural recording with spike-driven data compression,\u201d IEEE Trans. Biomed. Circuits Syst. <b>13<\/b> (2019) 1 (DOI: 10.1109\/TBCAS.2018.2880257).","DOI":"10.1109\/TBCAS.2018.2880257"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Bagheri, <i>et al<\/i>.: \u201cLow-frequency noise and offset rejection in DC-coupled neural amplifiers: a review and digitally-assisted design tutorial,\u201d IEEE Trans. Biomed. Circuits Syst. <b>11<\/b> (2017) 161 (DOI: 10.1109\/TBCAS.2016.2539518).","DOI":"10.1109\/TBCAS.2016.2539518"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M.-F. Chang, <i>et al<\/i>.: \u201cAn offset-tolerant fast-random-read current-sampling-based sense amplifier for small-cell-current nonvolatile memory,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 864 (DOI: 10.1109\/JSSC.2012.2235013).","DOI":"10.1109\/JSSC.2012.2235013"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] M.H. Abu-Rahma, <i>et al<\/i>.: \u201cCharacterization of SRAM sense amplifier input offset for yield prediction in 28\u2006nm CMOS,\u201d 2011 IEEE Custom Integrated Circuits Conference (CICC) (2011) 1 (DOI: 10.1109\/CICC.2011.6055315).","DOI":"10.1109\/CICC.2011.6055315"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Wu, <i>et al<\/i>.: \u201cA low-noise low-offset capacitive sensing amplifier for a 50-\/spl mu\/g\/\/spl radic\/Hz monolithic CMOS MEMS accelerometer,\u201d IEEE J. Solid-State Circuits <b>39<\/b> (2004) 722 (DOI: 10.1109\/JSSC.2004.826329).","DOI":"10.1109\/JSSC.2004.826329"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M.J.M. Pelgrom, <i>et al<\/i>.: \u201cMatching properties of MOS transistors,\u201d IEEE J. Solid-State Circuits <b>24<\/b> (1989) 1433 (DOI: 10.1109\/JSSC.1989.572629).","DOI":"10.1109\/JSSC.1989.572629"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A.A. Assim and E. Balashov: \u201cDesign of CMOS operational amplifiers with dynamic offset cancellation,\u201d International Youth Conference on Electronics, Telecommunications and Information Technologies <b>268<\/b> (2022) (DOI: 10.1007\/978-3-030-81119-8_32).","DOI":"10.1007\/978-3-030-81119-8_32"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] F. Witte, <i>et al<\/i>.: <i>Dynamic Offset Compensated CMOS Amplifiers<\/i>, (Springer Science &amp; Business Media, 2009) (DOI: 10.1007\/978-90-481-2756-6).","DOI":"10.1007\/978-90-481-2756-6"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] C.C. Enz, <i>et al<\/i>.: \u201cCircuit techniques for reducing the effects of op-amp imperfections: autozeroing, correlated double sampling, and chopper stabilization,\u201d Proc. IEEE <b>84<\/b> (1996) 1584 (DOI: 10.1109\/5.542410).","DOI":"10.1109\/5.542410"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J.F. Witte, <i>et al<\/i>.: \u201cA CMOS chopper offset-stabilized opamp,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1529 (DOI: 10.1109\/JSSC.2007.899080).","DOI":"10.1109\/JSSC.2007.899080"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Qu, <i>et al<\/i>.: \u201cA 0.24-<i>\u03bc<\/i>V-input-ripple 8-<i>\u03bc<\/i>V-input-offset 10-MHz chopper operational amplifier employing MOS-DAC-based offset calibration,\u201d IEEE Solid-State Circuits Lett. <b>6<\/b> (2023) 17 (DOI: 10.1109\/LSSC.2023.3235115).","DOI":"10.1109\/LSSC.2023.3235115"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M.A.P. Pertijs, <i>et al<\/i>.: \u201cA 140 dB-CMRR current-feedback instrumentation amplifier employing ping-pong auto-zeroing and chopping,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 2044 (DOI: 10.1109\/JSSC.2010.2060253).","DOI":"10.1109\/JSSC.2010.2060253"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] R. Singh, <i>et al<\/i>.: \u201cA laser-trimmed rail-to-rail precision CMOS operational amplifier,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 75 (DOI: 10.1109\/TCSII.2010.2104011).","DOI":"10.1109\/TCSII.2010.2104011"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Wang, <i>et al<\/i>.: \u201cA digital trimming circuit with pre-trimming function,\u201d 2024 IEEE 4th International Conference on Power, Electronics and Computer Applications (ICPECA) (2024) 693 (DOI: 10.1109\/ICPECA60615.2024.10471047).","DOI":"10.1109\/ICPECA60615.2024.10471047"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J.C. Iglesias-Rojas, <i>et al<\/i>.: \u201cOffset reduction in operational amplifiers using floating gate technology and LMS algorithm,\u201d 2011 8th International Conference on Electrical Engineering, Computing Science and Automatic Control (2011) 1 (DOI: 10.1109\/ICEEE.2011.6106640).","DOI":"10.1109\/ICEEE.2011.6106640"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] P.R. Gray and R.G. Meyer: \u201cMOS operational amplifier design-a tutorial overview,\u201d IEEE J. Solid-State Circuits <b>17<\/b> (1982) 969 (DOI: 10.1109\/JSSC.1982.1051851).","DOI":"10.1109\/JSSC.1982.1051851"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] Y.V. Pershin and M. Di Ventra: \u201cPractical approach to programmable analog circuits with memristors,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 1857 (DOI: 10.1109\/TCSI.2009.2038539).","DOI":"10.1109\/TCSI.2009.2038539"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] S. Shin, <i>et al<\/i>.: \u201cMemristor applications for programmable analog ICs,\u201d IEEE Trans. Nanotechnol. <b>10<\/b> (2011) 266 (DOI: 10.1109\/TNANO.2009.2038610).","DOI":"10.1109\/TNANO.2009.2038610"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] C. Wang, <i>et al<\/i>.: \u201cMulti-state memristors and their applications: an overview,\u201d IEEE J. Emerg. Sel. Topics Circuits Syst. <b>12<\/b> (2022) 723 (DOI: 10.1109\/JETCAS.2022.3223295).","DOI":"10.1109\/JETCAS.2022.3223295"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Z. Si, <i>et al<\/i>.: \u201cMemristor-assisted background calibration for SAR ADCs: a feasibility study,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 3497 (DOI: 10.1109\/TCSI.2023.3272609).","DOI":"10.1109\/TCSI.2023.3272609"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] D. Ielmini: \u201cModeling the universal set\/reset characteristics of bipolar RRAM by field- and temperature-driven filament growth,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 4309 (DOI: 10.1109\/TED.2011.2167513).","DOI":"10.1109\/TED.2011.2167513"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] S. Maheshwari, <i>et al<\/i>.: \u201cDesign flow for hybrid CMOS\/memristor systems\u2006\u2014\u2006part I: modeling and verification steps,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 4862 (DOI: 10.1109\/TCSI.2021.3122343).","DOI":"10.1109\/TCSI.2021.3122343"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] P.R. Kinget: \u201cDevice mismatch: an analog design perspective,\u201d 2007 IEEE International Symposium on Circuits and Systems (ISCAS) (2007) 1245 (DOI: 10.1109\/ISCAS.2007.378336).","DOI":"10.1109\/ISCAS.2007.378336"},{"key":"27","unstructured":"[27] W.M. Sansen: <i>Analog Design Essentials<\/i> <b>859<\/b> (Springer Science &amp; Business Media, 2007) (DOI: 10.1007\/b135984)."},{"key":"28","unstructured":"[28] Y. Zhou and A. Kay: \u201cOffset correction methods: laser trim, e-Trim\u2122, and chopper,\u201d TI application note SBOT037C-03\/2021 (2021)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Y. Ho, <i>et al<\/i>.: \u201cDynamical properties and design analysis for nonvolatile memristor memories,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>58<\/b> (2011) 724 (DOI: 10.1109\/TCSI.2010.2078710).","DOI":"10.1109\/TCSI.2010.2078710"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] L.G.A. Callewaert and W.M.C. Sansen: \u201cClass AB CMOS amplifiers with high efficiency,\u201d IEEE J. Solid-State Circuits <b>25<\/b> (1990) 684 (DOI: 10.1109\/4.102661).","DOI":"10.1109\/4.102661"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/10\/22_22.20250068\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T03:24:37Z","timestamp":1748661877000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/10\/22_22.20250068\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":30,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250068","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,5,25]]},"article-number":"22.20250068"}}