{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T03:40:06Z","timestamp":1748662806687,"version":"3.41.0"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"10","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,5,25]]},"DOI":"10.1587\/elex.22.20250083","type":"journal-article","created":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T22:11:47Z","timestamp":1742854307000},"page":"20250083-20250083","source":"Crossref","is-referenced-by-count":0,"title":["MiniRV: A subcompact RISC-V core with optimized instruction set for chiplet system"],"prefix":"10.1587","volume":"22","author":[{"given":"Jie","family":"Xiong","sequence":"first","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Cui","sequence":"additional","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhuo","family":"Yang","sequence":"additional","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Gao","sequence":"additional","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pan","family":"Zheng","sequence":"additional","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenwen","family":"Cai","sequence":"additional","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Li","family":"Zhang","sequence":"additional","affiliation":[{"name":"Hubei University of Technology"},{"name":"National \u201c111 Research Center for Microeletronics and Integrated Circuits\u201d"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"doi-asserted-by":"crossref","unstructured":"[1] G. Chen and Q. Yuan: \u201cApplication and existing problems of computer network technology in the field of artificial intelligence,\u201d ICAICE (2021) 139 (DOI: 10.1109\/ICAICE54393.2021.00035).","key":"1","DOI":"10.1109\/ICAICE54393.2021.00035"},{"doi-asserted-by":"crossref","unstructured":"[2] G.C. Lee, <i>et al<\/i>.: \u201cLow-resolution face recognition in multi-person indoor environments using convolutional neural networks,\u201d CSCI (2021) 1629 (DOI: 10.1109\/CSCI54926.2021.00313).","key":"2","DOI":"10.1109\/CSCI54926.2021.00313"},{"doi-asserted-by":"crossref","unstructured":"[3] S. Surabhi and S. Sunder: \u201cReal-time lane detection using CNN,\u201d ICCSP (2024) 858 (DOI: 10.1109\/ICCSP60870.2024.10543796).","key":"3","DOI":"10.1109\/ICCSP60870.2024.10543796"},{"doi-asserted-by":"crossref","unstructured":"[4] M.F. Khan, <i>et al<\/i>.: \u201cNeural network optimized medical image classification with a deep comparison,\u201d ICAISS (2022) 11 (DOI: 10.1109\/ICAISS55157.2022.10011109).","key":"4","DOI":"10.1109\/ICAISS55157.2022.10011109"},{"doi-asserted-by":"crossref","unstructured":"[5] K. Imoto, <i>et al<\/i>.: \u201cA CNN-based transfer learning method for defect classification in semiconductor manufacturing,\u201d IEEE Trans. Semicond. Manuf. <b>32<\/b> (2019) 455 (DOI: 10.1109\/TSM.2019.2941752).","key":"5","DOI":"10.1109\/TSM.2019.2941752"},{"doi-asserted-by":"crossref","unstructured":"[6] T. Akilan and K. Baalamurugan: \u201cEnhanced IoT-based weather forecasting and field monitoring ystem utilizing multiple CNN classification models,\u201d ICAC3N (2023) 961 (DOI: 10.1109\/ICAC3N60023.2023.10541855).","key":"6","DOI":"10.1109\/ICAC3N60023.2023.10541855"},{"doi-asserted-by":"crossref","unstructured":"[7] N. Jin: \u201cNetwork data detection for information security using CNN-LSTM model,\u201d BigDIA (2023) 863 (DOI: 10.1109\/BigDIA60676.2023.10429444).","key":"7","DOI":"10.1109\/BigDIA60676.2023.10429444"},{"doi-asserted-by":"crossref","unstructured":"[8] G. Guo, <i>et al<\/i>.: \u201cAn efficient heterogeneous SoC with reconfigurable CNN accelerator for edge processing,\u201d ICICM (2022) 430 (DOI: 10.1109\/ICICM56102.2022.10011295).","key":"8","DOI":"10.1109\/ICICM56102.2022.10011295"},{"doi-asserted-by":"crossref","unstructured":"[9] J.A. Wijaya and T. Adiono: \u201cConfigurable CNN SoC co-processor architecture,\u201d ISOCC (2019) 281 (DOI: 10.1109\/ISOCC47750.2019.9078513).","key":"9","DOI":"10.1109\/ISOCC47750.2019.9078513"},{"doi-asserted-by":"crossref","unstructured":"[10] L. Zhenyang, <i>et al<\/i>.: \u201cScheduling parallel real-time tasks for multicore systems,\u201d ICSS (2020) 102 (DOI: 10.1109\/ICSS50103.2020.00024).","key":"10","DOI":"10.1109\/ICSS50103.2020.00024"},{"doi-asserted-by":"crossref","unstructured":"[11] E. Cui, <i>et al<\/i>.: \u201cRISC-V instruction set architecture extensions: a survey,\u201d IEEE Access <b>11<\/b> (2023) 24696 (DOI: 10.1109\/ACCESS.2023.3246491).","key":"11","DOI":"10.1109\/ACCESS.2023.3246491"},{"doi-asserted-by":"crossref","unstructured":"[12] V. Saicheur and K. Piromsopa: \u201cAn implementation of AES-128 and AES-512 on Apple mobile processor,\u201d ECTI-CON (2017) 389 (DOI: 10.1109\/ECTICon.2017.8096255).","key":"12","DOI":"10.1109\/ECTICon.2017.8096255"},{"doi-asserted-by":"crossref","unstructured":"[13] H. Jang, <i>et al<\/i>.: \u201cDeveloping a multicore platform utilizing open RISC-V cores,\u201d IEEE Access <b>9<\/b> (2021) 120010 (DOI: 10.1109\/ACCESS.2021.3108475).","key":"13","DOI":"10.1109\/ACCESS.2021.3108475"},{"doi-asserted-by":"crossref","unstructured":"[14] S. Savas, <i>et al<\/i>.: \u201cGenerating hardware and software for RISC-V cores generated with rocket chip generator,\u201d Proc. IEEE Int. SoC Design Conf. (2021) 89 (DOI: 10.1109\/SOCC52499.2021.9739411).","key":"14","DOI":"10.1109\/SOCC52499.2021.9739411"},{"doi-asserted-by":"crossref","unstructured":"[15] D.C. Jung, <i>et al<\/i>.: \u201cScalable, programmable and dense: The HammerBlade open-source RISC-V manycore,\u201d ISCA (2024) 770 (DOI: 10.1109\/ISCA59077.2024.00061).","key":"15","DOI":"10.1109\/ISCA59077.2024.00061"},{"doi-asserted-by":"crossref","unstructured":"[16] Y. Nojiri and N. Yamasaki: \u201cA design of multithreaded RISC-V processor for real-time system,\u201d CANDARW (2023) 31 (DOI: 10.1109\/CANDARW60564.2023.00014).","key":"16","DOI":"10.1109\/CANDARW60564.2023.00014"},{"doi-asserted-by":"crossref","unstructured":"[17] X. Yu, <i>et al<\/i>.: \u201cCNN specific ISA extensions based on RISC-V processors,\u201d ICCSS (2022) 116 (DOI: 10.1109\/ICCSS55260.2022.9802445).","key":"17","DOI":"10.1109\/ICCSS55260.2022.9802445"},{"doi-asserted-by":"crossref","unstructured":"[18] B. Hu, <i>et al<\/i>.: \u201cAn agile instruction set extension method based on the RISC-V processor,\u201d ICET (2021) 342 (DOI: 10.1109\/ICET51757.2021.9450911).","key":"18","DOI":"10.1109\/ICET51757.2021.9450911"},{"doi-asserted-by":"crossref","unstructured":"[19] A. Barriga: \u201cRISC-V processors design: a methodology for cores development,\u201d DCIS (2020) 1 (DOI: 10.1109\/DCIS51330.2020.9268639).","key":"19","DOI":"10.1109\/DCIS51330.2020.9268639"},{"doi-asserted-by":"crossref","unstructured":"[20] M.N. Rizi, <i>et al<\/i>.: \u201cOptimised AES with RISC-V vector extensions,\u201d DDECS (2024) 57 (DOI: 10.1109\/DDECS60919.2024.10508919).","key":"20","DOI":"10.1109\/DDECS60919.2024.10508919"},{"doi-asserted-by":"crossref","unstructured":"[21] Z. Zhang, <i>et al<\/i>.: \u201cDesign of the main control RISC-V processor in chiplet applications,\u201d ICCASIT (2023) 1419 (DOI: 10.1109\/ICCASIT58768.2023.10351511).","key":"21","DOI":"10.1109\/ICCASIT58768.2023.10351511"},{"doi-asserted-by":"crossref","unstructured":"[22] U. Jimbo, <i>et al<\/i>.: \u201cApplication of timing fault detection to rocket core on FPGA,\u201d CANDARW (2018) 178 (DOI: 10.1109\/CANDARW.2018.00041).","key":"22","DOI":"10.1109\/CANDARW.2018.00041"},{"doi-asserted-by":"crossref","unstructured":"[23] W. Lee, <i>et al<\/i>.: \u201cK-means clustering-specific lightweight RISC-V processor,\u201d ISOC (2021) 391 (DOI: 10.1109\/ISOCC53507.2021.9613863).","key":"23","DOI":"10.1109\/ISOCC53507.2021.9613863"},{"doi-asserted-by":"crossref","unstructured":"[24] Z. Li, <i>et al<\/i>.: \u201cDesign and implementation of CNN custom processor based on RISC-V architecture,\u201d HPCC\/SmartCity\/DSS (2019) 1945 (DOI: 10.1109\/HPCC\/SmartCity\/DSS.2019.00268).","key":"24","DOI":"10.1109\/HPCC\/SmartCity\/DSS.2019.00268"},{"doi-asserted-by":"crossref","unstructured":"[25] Y. Tong and Y. Xia: \u201cImplementation of hummingbird E203-based electric DC motor controller,\u201d EIECS (2023) 1220 (DOI: 10.1109\/EIECS59936.2023.10435587).","key":"25","DOI":"10.1109\/EIECS59936.2023.10435587"},{"doi-asserted-by":"crossref","unstructured":"[26] A. Maroof, <i>et al<\/i>.: \u201cIntegration and verification of L1 data cache in SweRV EH1,\u201d ICECT (2023) 01 (DOI: 10.1109\/ICECT61618.2024.10581186).","key":"26","DOI":"10.1109\/ICECT61618.2024.10581186"},{"doi-asserted-by":"crossref","unstructured":"[27] B.W. Mezger, <i>et al<\/i>.: \u201cA survey of the RISC-V architecture software support,\u201d IEEE Acces <b>10<\/b> (2022) 51394 (DOI: 10.1109\/ACCESS.2022.3174125).","key":"27","DOI":"10.1109\/ACCESS.2022.3174125"},{"doi-asserted-by":"crossref","unstructured":"[28] Z. Wu, <i>et al<\/i>.: \u201cAn automated compiler for RISC-V based DNN accelerator,\u201d ISCAS (2022) 3097 (DOI: 10.1109\/ISCAS48785.2022.9937645).","key":"28","DOI":"10.1109\/ISCAS48785.2022.9937645"},{"doi-asserted-by":"crossref","unstructured":"[29] P.R. Nikiema, <i>et al<\/i>.: \u201cImpact of ccompiler optimizations on the reliability of a RISC-V-Based core,\u201d Proc. IEEE Int. Symp. Defect Fault Tolerance VLSI Nanotechnol. Syst. (2024) 1 (DOI: 10.1109\/DFT63277.2024.10753502).","key":"29","DOI":"10.1109\/DFT63277.2024.10753502"},{"doi-asserted-by":"crossref","unstructured":"[30] N. Adit and A. Sampson: \u201cPerformance left on the table: An evaluation of compiler autovectorization for RISC-V,\u201d IEEE Micro <b>42<\/b> (2022) 41 (DOI: 10.1109\/MM.2022.3184867).","key":"30","DOI":"10.1109\/MM.2022.3184867"},{"unstructured":"[31] Doonny: \u201cPipeCNN,\u201d GitHub repository, https:\/\/github.com\/doonny\/PipeCNN.","key":"31"},{"unstructured":"[32] O. Panait: \u201czynq-aes,\u201d GitHub repository, https:\/\/github.com\/ovpanait\/zynq-aes.","key":"32"},{"unstructured":"[33] UltraEmbedded: \u201ccore_jpeg - C model,\u201d GitHub repository, https:\/\/github.com\/ultraembedded\/core_jpeg\/tree\/main\/c_model.","key":"33"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/10\/22_22.20250083\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,31]],"date-time":"2025-05-31T03:24:02Z","timestamp":1748661842000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/10\/22_22.20250083\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,5,25]]},"references-count":33,"journal-issue":{"issue":"10","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250083","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,5,25]]},"article-number":"22.20250083"}}