{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T18:42:40Z","timestamp":1754160160535,"version":"3.41.2"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"14","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,7,25]]},"DOI":"10.1587\/elex.22.20250196","type":"journal-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T18:07:30Z","timestamp":1747332450000},"page":"20250196-20250196","source":"Crossref","is-referenced-by-count":0,"title":["Signal matching from SFQ\/DC converter to SiGe BiCMOS interface"],"prefix":"10.1587","volume":"22","author":[{"given":"Zhichao","family":"Chen","sequence":"first","affiliation":[{"name":"Shanghai Key Laboratory of Superconductor Integrated Circuit Technology, Shanghai Institute of Microsystem and Information Technology (SIMIT)"},{"name":"University of Chinese Academy of Sciences (UCAS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lingyun","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Superconductor Integrated Circuit Technology, Shanghai Institute of Microsystem and Information Technology (SIMIT)"},{"name":"University of Chinese Academy of Sciences (UCAS)"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lixing","family":"You","sequence":"additional","affiliation":[{"name":"Shanghai Key Laboratory of Superconductor Integrated Circuit Technology, Shanghai Institute of Microsystem and Information Technology (SIMIT)"},{"name":"University of Chinese Academy of Sciences (UCAS)"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"doi-asserted-by":"crossref","unstructured":"[1] X. Peng, <i>et al.<\/i>: \u201cHigh-speed demonstration of bit-serial floating-point adders and multipliers using single-flux-quantum circuits,\u201d IEEE Trans. Appl. Supercond. <b>25<\/b> (2015) 1 (DOI: 10.1109\/TASC.2014.2382973).","key":"1","DOI":"10.1109\/TASC.2014.2382973"},{"doi-asserted-by":"crossref","unstructured":"[2] R. Sato, <i>et al.<\/i>: \u201cHigh-speed operation of random-access-memory-embedded microprocessor with minimal instruction set architecture based on rapid single-flux-quantum logic,\u201d IEEE Trans. Appl. Supercond. <b>27<\/b> (2017) 1 (DOI: 10.1109\/TASC.2016.2642049).","key":"2","DOI":"10.1109\/TASC.2016.2642049"},{"doi-asserted-by":"crossref","unstructured":"[3] Y. Hironaka, <i>et al.<\/i>: \u201cDemonstration of a single-flux-quantum microprocessor operating with Josephson-CMOS hybrid memory,\u201d IEEE Trans. Appl. Supercond. <b>30<\/b> (2020) 1 (DOI: 10.1109\/TASC.2020.2994208).","key":"3","DOI":"10.1109\/TASC.2020.2994208"},{"doi-asserted-by":"crossref","unstructured":"[4] N. Takeuchi, <i>et al.<\/i>: \u201cAn adiabatic quantum flux parametron as an ultra-low-power logic device,\u201d Supercond. Sci. Technol. <b>26<\/b> (2013) 035010 (DOI: 10.1088\/0953-2048\/26\/3\/035010).","key":"4","DOI":"10.1088\/0953-2048\/26\/3\/035010"},{"doi-asserted-by":"crossref","unstructured":"[5] D.E. Kirichenko, <i>et al.<\/i>: \u201cZero static power dissipation biasing of RSFQ circuits,\u201d IEEE Trans. Appl. Supercond. <b>21<\/b> (2011) 776 (DOI: 10.1109\/TASC.2010.2098432).","key":"5","DOI":"10.1109\/TASC.2010.2098432"},{"doi-asserted-by":"crossref","unstructured":"[6] M. Suzuki, <i>et al.<\/i>: \u201cAn interface circuit for a Josephson-CMOS hybrid digital system,\u201d IEEE Trans. Appl. Supercond. <b>9<\/b> (1999) 3314 (DOI: 10.1109\/77.783738).","key":"6","DOI":"10.1109\/77.783738"},{"doi-asserted-by":"crossref","unstructured":"[7] H. Suzuki, <i>et al.<\/i>: \u201cA Josephson driver to interface Josephson junctions to semiconductor transistors,\u201d Technical Digest, International Electron Devices Meeting (1988) 290 (DOI: 10.1109\/IEDM.1988.32814).","key":"7","DOI":"10.1109\/IEDM.1988.32814"},{"doi-asserted-by":"crossref","unstructured":"[8] F. China, <i>et al.<\/i>: \u201cA high-speed interface based on a Josephson latching driver for adiabatic quantum-flux-parametron logic,\u201d IEICE Trans. Electron. <b>E105-C<\/b> (2022) 264 (DOI: 10.1587\/transele.2021SEP0002).","key":"8","DOI":"10.1587\/transele.2021SEP0002"},{"doi-asserted-by":"crossref","unstructured":"[9] I.M. Dayton, <i>et al.<\/i>: \u201cExperimental demonstration of a Josephson magnetic memory cell with a programmable <i>\u03c0<\/i>-junction,\u201d IEEE Magn. Lett. <b>9<\/b> (2018) 1 (DOI: 10.1109\/LMAG.2018.2801820).","key":"9","DOI":"10.1109\/LMAG.2018.2801820"},{"doi-asserted-by":"crossref","unstructured":"[10] N. Nair, <i>et al.<\/i>: \u201cExperimental demonstration of a Josephson cryogenic memory cell based on coupled Josephson junction arrays,\u201d Supercond. Sci. Technol. <b>32<\/b> (2019) 115012 (DOI: 10.1088\/1361-6668\/ab416a).","key":"10","DOI":"10.1088\/1361-6668\/ab416a"},{"doi-asserted-by":"crossref","unstructured":"[11] T.V. Duzer, <i>et al.<\/i>: \u201cHybrid Josephson-CMOS memory: a solution for the Josephson memory problem,\u201d Supercond. Sci. Technol. <b>15<\/b> (2002) 1669 (DOI: 10.1088\/0953-2048\/15\/12\/307).","key":"11","DOI":"10.1088\/0953-2048\/15\/12\/307"},{"doi-asserted-by":"crossref","unstructured":"[12] N. Yoshikawa, <i>et al.<\/i>: \u201cCharacterization of 4\u2006K CMOS devices and circuits for hybrid Josephson-CMOS systems,\u201d IEEE Trans. Appl. Supercond. <b>15<\/b> (2005) 267 (DOI: 10.1109\/TASC.2005.849786).","key":"12","DOI":"10.1109\/TASC.2005.849786"},{"doi-asserted-by":"crossref","unstructured":"[13] N. Yoshikawa, <i>et al.<\/i>: \u201cAccess time measurements of Josephson-CMOS hybrid memory using single-flux-quantum circuits,\u201d Supercond. Sci. Technol. <b>19<\/b> (2006) S350 (DOI: 10.1088\/0953-2048\/19\/5\/S39).","key":"13","DOI":"10.1088\/0953-2048\/19\/5\/S39"},{"doi-asserted-by":"crossref","unstructured":"[14] T. Van Duzer, <i>et al.<\/i>: \u201c64-kb hybrid Josephson-CMOS 4 Kelvin RAM with 400\u2006ps access time and 12\u2006mW read power,\u201d IEEE Trans. Appl. Supercond. <b>23<\/b> (2013) 1700504 (DOI: 10.1109\/TASC.2012.2230294).","key":"14","DOI":"10.1109\/TASC.2012.2230294"},{"doi-asserted-by":"crossref","unstructured":"[15] Y. Okamoto, <i>et al.<\/i>: \u201cAccess time measurement of 64-kb Josephson-CMOS hybrid memories using SFQ time-to-digital converter,\u201d IEICE Electron. Express <b>7<\/b> (2010) 320 (DOI: 10.1587\/elex.7.320).","key":"15","DOI":"10.1587\/elex.7.320"},{"doi-asserted-by":"crossref","unstructured":"[16] G. Konno, <i>et al.<\/i>: \u201cFully functional operation of low-power 64-kb Josephson-CMOS hybrid memories,\u201d IEEE Trans. Appl. Supercond. <b>27<\/b> (2017) 1 (DOI: 10.1109\/TASC.2016.2646911).","key":"16","DOI":"10.1109\/TASC.2016.2646911"},{"doi-asserted-by":"crossref","unstructured":"[17] Y. Mustafa, <i>et al.<\/i>: \u201cDC-biased Suzuki stack circuit for Josephson-CMOS memory applications,\u201d Supercond. Sci. Technol. <b>37<\/b> (2024) 085023 (DOI: 10.1088\/1361-6668\/ad5f57).","key":"17","DOI":"10.1088\/1361-6668\/ad5f57"},{"doi-asserted-by":"crossref","unstructured":"[18] X. Peng, <i>et al.<\/i>: \u201cDemonstration of fully functional 64-kb Josephson\/CMOS hybrid memory,\u201d 2013 IEEE 14th International Superconductive Electronics Conference (ISEC) (2013) 1 (DOI: 10.1109\/ISEC.2013.6604267).","key":"18","DOI":"10.1109\/ISEC.2013.6604267"},{"doi-asserted-by":"crossref","unstructured":"[19] S. Montazeri, <i>et al.<\/i>: \u201cUltra-low-power cryogenic SiGe low-noise amplifiers: theory and demonstration,\u201d IEEE Trans. Microw. Theory Techn. <b>64<\/b> (2016) 178 (DOI: 10.1109\/TMTT.2015.2497685).","key":"19","DOI":"10.1109\/TMTT.2015.2497685"},{"doi-asserted-by":"crossref","unstructured":"[20] S. Pruvost, <i>et al.<\/i>: \u201cMicrowave and noise performance of SiGe BiCMOS HBT under cryogenic temperatures,\u201d IEEE Electron. Device Lett. <b>26<\/b> (2005) 105 (DOI: 10.1109\/LED.2004.841862).","key":"20","DOI":"10.1109\/LED.2004.841862"},{"doi-asserted-by":"crossref","unstructured":"[21] S. Wuensch, <i>et al.<\/i>: \u201cCryogenic semiconductor amplifier for RSFQ-circuits with high data rates at 4.2\u2006K,\u201d IEEE Trans. Appl. Supercond. <b>19<\/b> (2009) 574 (DOI: 10.1109\/TASC.2009.2018425).","key":"21","DOI":"10.1109\/TASC.2009.2018425"},{"doi-asserted-by":"crossref","unstructured":"[22] T. Cao, <i>et al.<\/i>: \u201cA SiGe BiCMOS variable gain amplifier for cryogenic temperature applications,\u201d 2007 IEEE International Symposium on Circuits and Systems (ISCAS) (2007) 949 (DOI: 10.1109\/ISCAS.2007.378083).","key":"22","DOI":"10.1109\/ISCAS.2007.378083"},{"doi-asserted-by":"crossref","unstructured":"[23] S. Weinreb, <i>et al.<\/i>: \u201cDesign of cryogenic SiGe low-noise amplifiers,\u201d IEEE Trans. Microw. Theory Techn. <b>55<\/b> (2007) 2306 (DOI: 10.1109\/TMTT.2007.907729).","key":"23","DOI":"10.1109\/TMTT.2007.907729"},{"doi-asserted-by":"crossref","unstructured":"[24] Y. Huang, <i>et al.<\/i>: \u201cA cryogenic low power CMOS analog buffer at 4.2\u2006K,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210183 (DOI: 10.1587\/elex.18.20210183).","key":"24","DOI":"10.1587\/elex.18.20210183"},{"doi-asserted-by":"crossref","unstructured":"[25] Z. Zhang, <i>et al.<\/i>: \u201cA low-noise 71-dB\u03a9 transimpedance 31-GHz bandwidth optical receiver with automatic gain control in 0.13-<i>\u03bc<\/i>m SiGe BiCMOS,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190574 (DOI: 10.1587\/elex.16.20190574).","key":"25","DOI":"10.1587\/elex.16.20190574"},{"unstructured":"[26] J.C. Bardin, \u201cSilicon germanium heterojunction bipolar transistors for extremely low-noise Applications,\u201d Ph.D. thesis (2015).","key":"26"},{"doi-asserted-by":"crossref","unstructured":"[27] H. Jin, <i>et al.<\/i>: \u201cInvestigation of robust CMOS amplifiers for Josephson-CMOS hybrid memories,\u201d Phys. Procedia <b>36<\/b> (2012) 229 (DOI: 10.1016\/j.phpro.2012.06.151).","key":"27","DOI":"10.1016\/j.phpro.2012.06.151"},{"doi-asserted-by":"crossref","unstructured":"[28] K. Likharev, <i>et al<\/i>.: \u201cRSFQ logic\/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems,\u201d IEEE Trans. Appl. Supercond. <b>1<\/b> (1991) 3 (DOI: 10.1109\/77.80745).","key":"28","DOI":"10.1109\/77.80745"},{"doi-asserted-by":"crossref","unstructured":"[29] T. Ortlepp, <i>et al.<\/i>: \u201cSuperconductor-to-semiconductor interface circuit for high data rates,\u201d IEEE Trans. Appl. Supercond. <b>19<\/b> (2009) 28 (DOI: 10.1109\/TASC.2008.2009997).","key":"29","DOI":"10.1109\/TASC.2008.2009997"},{"doi-asserted-by":"crossref","unstructured":"[30] L. Ying, <i>et al<\/i>.: \u201cDevelopment of multi-layer fabrication process for SFQ large scale integrated digital circuits,\u201d IEEE Trans. Appl. Supercond. <b>31<\/b> (2021) 1 (DOI: 10.1109\/TASC.2021.3065277).","key":"30","DOI":"10.1109\/TASC.2021.3065277"},{"doi-asserted-by":"crossref","unstructured":"[31] M. Seif, <i>et al<\/i>.: \u201cLow frequency noise temperature measurements in SiGe:C heterojunction bipolar transistors,\u201d 2015 International Conference on Noise and Fluctuations (ICNF) (2015) 1 (DOI: 10.1109\/ICNF.2015.7288603).","key":"31","DOI":"10.1109\/ICNF.2015.7288603"},{"doi-asserted-by":"crossref","unstructured":"[32] S. Yang, <i>et al<\/i>.: \u201cJSICsim\u2006\u2014\u2006an analog simulator for superconductor integrated circuit,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 1129 (DOI: 10.1109\/TCSII.2022.3215912).","key":"32","DOI":"10.1109\/TCSII.2022.3215912"},{"doi-asserted-by":"crossref","unstructured":"[33] S. Bruce, <i>et al<\/i>.: \u201cMeasurement of low-frequency base and collector current noise and coherence in SiGe heterojunction bipolar transistors using transimpedance amplifiers,\u201d IEEE Trans. Electron Devices <b>46<\/b> (1999) 993 (DOI: 10.1109\/16.760408).","key":"33","DOI":"10.1109\/16.760408"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/14\/22_22.20250196\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,7,26]],"date-time":"2025-07-26T04:01:46Z","timestamp":1753502506000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/14\/22_22.20250196\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,7,25]]},"references-count":33,"journal-issue":{"issue":"14","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250196","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,7,25]]},"article-number":"22.20250196"}}