{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T07:27:24Z","timestamp":1768030044566,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,1,10]]},"DOI":"10.1587\/elex.22.20250198","type":"journal-article","created":{"date-parts":[[2025,5,7]],"date-time":"2025-05-07T18:06:46Z","timestamp":1746641206000},"page":"20250198-20250198","source":"Crossref","is-referenced-by-count":0,"title":["A 16-bit 210\u2006MS\/s pipelined ADC with distributed differential reference voltage buffer and foreground calibration"],"prefix":"10.1587","volume":"23","author":[{"given":"Zhenhai","family":"Chen","sequence":"first","affiliation":[{"name":"Huangshan University, Engineering Technology Research Center of Intelligent Microsystems"},{"name":"No.58 Research Institute, China Electronic Technology Group Corporation"},{"name":"Wuxi Research Institute of Applied Technologies, Tsinghua University"}]},{"given":"Su","family":"Xiaobo","sequence":"additional","affiliation":[{"name":"No.58 Research Institute, China Electronic Technology Group Corporation"}]},{"given":"Yindan","family":"Jiang","sequence":"additional","affiliation":[{"name":"No.58 Research Institute, China Electronic Technology Group Corporation"}]},{"given":"Dejin","family":"Zhou","sequence":"additional","affiliation":[{"name":"Wuxi Research Institute of Applied Technologies, Tsinghua University"}]},{"given":"Rui-fan","family":"Tie","sequence":"additional","affiliation":[{"name":"Huangshan University, Engineering Technology Research Center of Intelligent Microsystems"}]},{"given":"Kun","family":"Li","sequence":"additional","affiliation":[{"name":"No.58 Research Institute, China Electronic Technology Group Corporation"},{"name":"School of Microelectronic, Hefei University of Technology"}]},{"given":"Yan","family":"Xue","sequence":"additional","affiliation":[{"name":"No.58 Research Institute, China Electronic Technology Group Corporation"}]},{"given":"Zhang","family":"Hong","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Xi\u2019an Jiaotong University"}]},{"given":"Yongshen","family":"Yin","sequence":"additional","affiliation":[{"name":"School of Microelectronic, Hefei University of Technology"}]},{"given":"Zongguang","family":"Yu","sequence":"additional","affiliation":[{"name":"No.58 Research Institute, China Electronic Technology Group Corporation"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] A.M.A. Ali, <i>et al<\/i>.: \u201cA 16\u2006b 250\u2006MS\/s IF-sampling pipelined A\/D converter with background calibration,\u201d ISSCC (2010) (DOI: 10.1109\/ISSCC.2010.5433923)."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] A.M.A. Ali, <i>et al<\/i>.: \u201cA 14\u2006bit 1\u2006GS\/s RF sampling pipelined ADC with background calibration,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2857 (DOI: 10.1109\/JSSC.2014.2361339).","DOI":"10.1109\/JSSC.2014.2361339"},{"key":"3","unstructured":"[3] A.M.A. Ali, <i>et al<\/i>.: \u201cA 14-bit 2.5\u2006GS\/s and 5\u2006GS\/s RF sampling ADC with background calibration and dither,\u201d VLSI (2016) (DOI: 10.1109\/VLSIC.2016.7573537)."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] F. Xu, <i>et al<\/i>.: \u201cA 12-bit 1-GS\/s pipelined ADC with a novel timing strategy in 40-nm CMOS process,\u201d MDPI Electron. <b>12<\/b> (2023) 924 (DOI: 10.3390\/electronics12040924).","DOI":"10.3390\/electronics12040924"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] B. Vaz, <i>et al<\/i>.: \u201cA 13\u2006b 4\u2006GS\/s digitally assisted dynamic 3-stage asynchronous pipelined-SAR ADC,\u201d ISSCC (2017) 276 (DOI: 10.1109\/ISSCC.2017.7870368).","DOI":"10.1109\/ISSCC.2017.7870368"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Chen, <i>et al<\/i>.: \u201cA 14\u2006bit 500\u2006MS\/s 85.62\u2006dBc SFDR 66.29\u2006dB SNDR SHA-less pipelined ADC with a stable and high-linearity input buffer and aperture-error calibration in 40\u2006nm CMOS,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210171 (DOI: 10.1587\/elex.18.20210171).","DOI":"10.1587\/elex.18.20210171"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Peng, <i>et al<\/i>.: \u201cA low-power low-cost on-chip digital background calibration for pipelined ADCs,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 2568 (DOI: 10.1109\/TVLSI.2019.2923704).","DOI":"10.1109\/TVLSI.2019.2923704"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] B. Ding, <i>et al<\/i>.: \u201cA digital background calibration technique for inter stage gain nonlinearity in pipelined ADCs,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20210571 (DOI: 10.1587\/elex.19.20210571).","DOI":"10.1587\/elex.19.20210571"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Z.K. Zhou, <i>et al<\/i>.: \u201cA 12\u2006bit 120\u2006MS\/s SHA-less pipeline ADC with capacitor mismatch error calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180481 (DOI: 10.1587\/elex.15.20180481).","DOI":"10.1587\/elex.15.20180481"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X.D. Zhou, <i>et al<\/i>.: \u201cA 3.3\u2006V 14-bit 125\u2006MS\/s pipeline ADC with hybrid 1.8\u2006V\/3.3\u2006V MOSFET technique in 0.18\u2006<i>\u03bc<\/i>m CMOS,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240038 (DOI: 10.1587\/elex.21.20240038).","DOI":"10.1587\/elex.21.20240038"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z.Y. Li, <i>et al<\/i>.: \u201cA 1.25-GS\/s 14-bit pipelined ADC using a current-feedback flipped input buffer and large dither technique to achieve high linearity,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240457 (DOI: 10.1587\/elex.21.20240457).","DOI":"10.1587\/elex.21.20240457"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] F. Ye, <i>et al<\/i>.: \u201cAn 80-MS\/s 14-bit pipelined ADC featuring 83\u2006dB SFDR,\u201d Analog Integrated Circuits and Signal Processing <b>63<\/b> (2010) 503 (DOI: 10.1007\/s10470-009-9451-2).","DOI":"10.1007\/s10470-009-9451-2"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] P. Yang, <i>et al<\/i>.: \u201cA 14-bit 200-Ms\/s SHA-less pipelined ADC with aperture error reduction,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 2004 (DOI: 10.1109\/TVLSI.2020.3006147).","DOI":"10.1109\/TVLSI.2020.3006147"},{"key":"14","unstructured":"[14] J. Wu, <i>et al<\/i>.: \u201cA 14-bit 200\u2006MS\/s low-power pipelined flash-SAR ADC,\u201d MWSCAS (2015) (DOI: 10.1109\/MWSCAS.2015.7282184)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] W. Yang, <i>et al<\/i>.: \u201cA 3-V 340-mW 14-b 75-Msample\/s CMOS ADC with 85-dB SFDR at Nyquist input,\u201d IEEE J. Solid-State Circuits <b>36<\/b> (2001) 1931 (DOI: 10.1109\/4.972143).","DOI":"10.1109\/4.972143"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] A.M.A. Ali, <i>et al<\/i>.: \u201cA 14-bit 125\u2006MS\/s IF\/RF sampling pipelined ADC with 100\u2006dB SFDR and 50\u2006fs jitter,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 1846 (DOI: 10.1109\/JSSC.2006.875291).","DOI":"10.1109\/JSSC.2006.875291"},{"key":"17","unstructured":"[17] A.M.A. Ali and O. Ridge: U.S. Patent 7215182 B2 (2007)."},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] W. He, <i>et al<\/i>.: \u201cA low power reference voltage buffer and high density unit capacitor in a 12\u2006b 200\u2006MS\/s SAR ADC,\u201d APCCAS (2020) 82 (DOI: 10.1109\/APCCAS50809.2020.9301670).","DOI":"10.1109\/APCCAS50809.2020.9301670"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] R. Loehr, <i>et al<\/i>.: \u201cAnalysis of the settling behavior of an external reference voltage source for a 16\u2006bit and 200\u2006MS\/s pipeline analog-to-digital converter,\u201d ICECS (2017) 17 (DOI: 10.1109\/ICECS.2017.8292093).","DOI":"10.1109\/ICECS.2017.8292093"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Cai, <i>et al<\/i>.: \u201cA CMOS switch-capacitor 14-bit 100\u2006MSPS pipeline ADC with over 90\u2006dB SFDR,\u201d International Journal of Electronics <b>100<\/b> (2013) 62 (DOI: 10.1080\/00207217.2012.682486).","DOI":"10.1080\/00207217.2012.682486"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Brunsilius, <i>et al<\/i>.: \u201cA 16\u2006b 80\u2006MS\/s 100\u2006mW 77.6\u2006dB SNR CMOS pipeline ADC,\u201d ISSCC Dig. Tech. Papers (2011) 186 (DOI: 10.1109\/ISSCC.2011.5746275).","DOI":"10.1109\/ISSCC.2011.5746275"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Devarajan, <i>et al<\/i>.: \u201cA 16-bit, 125\u2006MS\/s, 385\u2006mW, 78.7\u2006dB SNR CMOS pipeline ADC,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3305 (DOI: 10.1109\/JSSC.2009.2032636).","DOI":"10.1109\/JSSC.2009.2032636"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] B.-G. Lee, <i>et al<\/i>.: \u201cA 14-b 100-MS\/s pipelined ADC with a merged SHA and first MDAC,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 2613 (DOI: 10.1109\/JSSC.2008.2006309).","DOI":"10.1109\/JSSC.2008.2006309"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Z.K. Zhou, <i>et al<\/i>.: \u201cA 12\u2006bit 120\u2006MS\/s SHA-less pipeline ADC with capacitor mismatch error calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180481 (DOI: 10.1587\/elex.15.20180481).","DOI":"10.1587\/elex.15.20180481"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A.M.A. Ali, <i>et al<\/i>.: \u201cA 12-b 18-GS\/s RF sampling ADC with an integrated wideband track-and-hold amplifier and background calibration,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3210 (DOI: 10.1109\/JSSC.2020.3023882).","DOI":"10.1109\/JSSC.2020.3023882"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] L. Zhang, <i>et al<\/i>.: \u201cAn input buffer for 4\u2006GS\/s 14-b time-interleaved ADC,\u201d ASICON (2021) 1 (DOI: 10.1109\/ASICON52560.2021.9620387).","DOI":"10.1109\/ASICON52560.2021.9620387"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Scaletti, <i>et al<\/i>.: \u201cA novel push-pull input buffer for wideband ADCs with improved high-frequency linearity,\u201d NEWCAS (2023) 1 (DOI: 10.1109\/NEWCAS57931.2023.10198057).","DOI":"10.1109\/NEWCAS57931.2023.10198057"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Zhou, <i>et al<\/i>.: \u201cA low power 16-bit 125\u2006MS\/s pipeline ADC with 100\u2006dB SFDR,\u201d ISCAS (2024) 1 (DOI: 10.1109\/ISCAS58744.2024.10558191).","DOI":"10.1109\/ISCAS58744.2024.10558191"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] R. Payne, <i>et al<\/i>.: \u201cA 16-bit 100 to 160\u2006MS\/s SiGe BiCMOS pipelined ADC with 100\u2006dBFS SFDR,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2011) 2613 (DOI: 10.1109\/JSSC.2010.2074650).","DOI":"10.1109\/JSSC.2010.2074650"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H. Zhang, <i>et al<\/i>.: \u201cA 430\u2006mW 16\u2006b 170\u2006MS\/s CMOS pipelined ADC with 77.2\u2006dB SNR and 97.6\u2006dB SFDR,\u201d Journal of Semiconductors <b>3<\/b> (2016) 035003 (DOI: 10.1088\/1674-4926\/37\/3\/035003).","DOI":"10.1088\/1674-4926\/37\/3\/035003"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/1\/23_22.20250198\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:29:27Z","timestamp":1768015767000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/1\/23_22.20250198\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,10]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250198","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,10]]},"article-number":"22.20250198"}}