{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T21:10:26Z","timestamp":1775509826130,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,6,25]]},"DOI":"10.1587\/elex.22.20250210","type":"journal-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T22:07:30Z","timestamp":1747346850000},"page":"20250210-20250210","source":"Crossref","is-referenced-by-count":2,"title":["An area-efficient memristor-based trimming circuit for current reference with temperature coefficient optimization capability"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6971-0660","authenticated-orcid":false,"given":"Tianhang","family":"Liang","sequence":"first","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Xiangrui","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Zhigang","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Haoyu","family":"Li","sequence":"additional","affiliation":[{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]},{"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Yihao","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"}]},{"given":"Huaxiang","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"},{"name":"Semiconductor Neural Network Intelligent Perception and Computing Technology Beijing Key Laboratory"},{"name":"School of Integrated Circuits, University of Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] R. Singh, <i>et al.<\/i>: \u201cA laser-trimmed rail-to-rail precision CMOS operational amplifier,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>58<\/b> (2011) 75 (DOI: 10.1109\/TCSII.2010.2104011).","DOI":"10.1109\/TCSII.2010.2104011"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] S.-K. Park, <i>et al<\/i>.: \u201cSingle-poly embedded NVM solution for analog trimming and code storage applications,\u201d 2015 IEEE International Memory Workshop (2015) 1 (DOI: 10.1109\/IMW.2015.7150304).","DOI":"10.1109\/IMW.2015.7150304"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] D.W. Greve: \u201cProgramming mechanism of polysilicon resistor fuses,\u201d IEEE Trans. Electron Devices <b>29<\/b> (1982) 719 (DOI: 10.1109\/t-ed.1982.20768).","DOI":"10.1109\/T-ED.1982.20768"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C.E. Merkel and D. Kudithipudi: \u201cTowards thermal profiling in CMOS\/memristor hybrid RRAM architectures,\u201d 2012 25th International Conference on VLSI Design (2012) 167 (DOI: 10.1109\/VLSID.2012.65).","DOI":"10.1109\/VLSID.2012.65"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] E.R. Hsieh, <i>et al<\/i>.: \u201cHigh-density multiple bits-per-cell 1T4R RRAM array with gradual SET\/RESET and its effectiveness for deep learning,\u201d IEEE International Electron Devices Meeting (IEDM) (2019) 35.6.1 (DOI: 10.1109\/IEDM19573.2019.8993514).","DOI":"10.1109\/IEDM19573.2019.8993514"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Su, <i>et al<\/i>.: \u201cA high resolution and configurable 1T1R1C ReRAM macro for medical semantic segmentation,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240071 (DOI: 10.1587\/elex.21.20240071).","DOI":"10.1587\/elex.21.20240071"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y.V. Pershin and M. Di Ventra: \u201cPractical approach to programmable analog circuits with memristors,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>57<\/b> (2010) 1857 (DOI: 10.1109\/TCSI.2009.2038539).","DOI":"10.1109\/TCSI.2009.2038539"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X. Bi, <i>et al.<\/i>: \u201cSpintronic memristor based temperature sensor design with CMOS current reference,\u201d Design, Automation &amp; Test in Europe Conference &amp; Exhibition (DATE) (2012) 1301 (DOI: 10.1109\/DATE.2012.6176693).","DOI":"10.1109\/DATE.2012.6176693"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] T.-N. Nguyen and D. Shin: \u201cStatistical memristor-based temperature sensors without analog-to-digital conversion,\u201d IEEE 7th Non-Volatile Memory Systems and Applications Symposium (NVMSA) (2018) 99 (DOI: 10.1109\/NVMSA.2018.00024).","DOI":"10.1109\/NVMSA.2018.00024"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Zhu, <i>et al<\/i>.: \u201cA heterogeneously integrated spiking neuron array for multimode-fused perception and object classification,\u201d Advanced Materials <b>34<\/b> (2022) 2200481 (DOI: 10.1002\/adma.202200481).","DOI":"10.1002\/adma.202200481"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. Ahn, <i>et al<\/i>.: \u201cTemperature-dependent studies of the electrical properties and the conduction mechanism of HfOx-based RRAM,\u201d Proc. Technical Program - 2014 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (2014) 1 (DOI: 10.1109\/VLSI-TSA.2014.6839685).","DOI":"10.1109\/VLSI-TSA.2014.6839685"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] C. Walczyk, <i>et al.<\/i>: \u201cImpact of temperature on the resistive switching behavior of embedded HfO<sub>2<\/sub>-based RRAM devices,\u201d IEEE Trans. Electron Devices <b>58<\/b> (2011) 3124 (DOI: 10.1109\/TED.2011.2160265).","DOI":"10.1109\/TED.2011.2160265"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K.-L. Lin, <i>et al<\/i>.: \u201cElectrode dependence of filament formation in HfO<sub>2<\/sub> resistive-switching memory,\u201d Journal of Applied Physics <b>109<\/b> (2011) 084104 (DOI: 10.1063\/1.3567915).","DOI":"10.1063\/1.3567915"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] X.H. Wang, <i>et al.<\/i>: \u201cThermal stability of HfO<sub>x<\/sub>-based resistive memory array: a temperature coefficient study,\u201d IEEE Electron Device Lett. <b>39<\/b> (2018) 192 (DOI: 10.1109\/LED.2017.2787124).","DOI":"10.1109\/LED.2017.2787124"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Xu, <i>et al.<\/i>: \u201cA compact model of analog RRAM considering temperature coefficient for neural network evaluation,\u201d 2021 5th IEEE Electron Devices Technology &amp; Manufacturing Conference (EDTM) (2021) 1 (DOI: 10.1109\/EDTM50988.2021.9420877).","DOI":"10.1109\/EDTM50988.2021.9420877"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] S. Yang, <i>et al<\/i>.: \u201cImpact of programming process on temperature coefficient in analog RRAM,\u201d International Conference on IC Design and Technology (ICICDT) (2023) 141 (DOI: 10.1109\/ICICDT59917.2023.10332405).","DOI":"10.1109\/ICICDT59917.2023.10332405"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] A. Alshaya, <i>et al.<\/i>: \u201cRRAM, device, model and memory,\u201d International Conference on Microelectronics (ICM) (2022) 117 (DOI: 10.1109\/ICM56065.2022.10005367).","DOI":"10.1109\/ICM56065.2022.10005367"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y.Y. Chen, <i>et al.<\/i>: \u201cPostcycling LRS retention analysis in HfO<sub>2<\/sub>\/Hf RRAM 1T1R device,\u201d IEEE Electron Device Lett. <b>34<\/b> (2013) 626 (DOI: 10.1109\/LED.2013.2251857).","DOI":"10.1109\/LED.2013.2251857"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Liu, <i>et al.<\/i>: \u201cUniformity improvement in 1T1R RRAM with gate voltage ramp programming,\u201d IEEE Electron Device Lett. <b>35<\/b> (2014) 1224 (DOI: 10.1109\/LED.2014.2364171).","DOI":"10.1109\/LED.2014.2364171"},{"key":"20","unstructured":"[20] D.A. Badillo: \u201c1.5\u2006V CMOS current reference with extended temperature operating range,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2002) III (DOI: 10.1109\/ISCAS.2002.1010194)."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Hirose, <i>et al<\/i>.: \u201cUltralow-power current reference circuit with low temperature dependence,\u201d IEICE Trans. Electron <b>E88-C<\/b> (2005) 1142 (DOI: 10.1093\/ietele\/e88-c.6.1142).","DOI":"10.1093\/ietele\/e88-c.6.1142"},{"key":"22","unstructured":"[22] S.-H. Lee and Y. Jee: \u201cA temperature and supply-voltage insensitive CMOS current reference,\u201d IEICE Trans. Electron. <b>82<\/b> (1999) 1562."},{"key":"23","unstructured":"[23] Cadence Design Systems: <i>Simulator Analog Design Environment XL User Guide<\/i>, (Cadence Design Systems, 2015) 344."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] W. Ye, <i>et al.<\/i>: \u201cA 28-nm RRAM computing-in-memory macro using weighted hybrid 2T1R cell array and reference subtracting sense amplifier for AI edge inference,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 2839 (DOI: 10.1109\/JSSC.2023.3280357).","DOI":"10.1109\/JSSC.2023.3280357"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] B.D. Yang, <i>et al.<\/i>: \u201cAn accurate current reference using temperature and process compensation current mirror,\u201d Asian Solid-State Circuits Conference (ASSCC) (2009) 241 (DOI: 10.1109\/ASSCC.2009.5357223).","DOI":"10.1109\/ASSCC.2009.5357223"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] A. Jain, <i>et al.<\/i>: \u201cA single-point, auto-calibration technique For PTAT\/CTAT resistance based current references,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2024) 1 (DOI: 10.1109\/ISCAS58744.2024.10557884).","DOI":"10.1109\/ISCAS58744.2024.10557884"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] G. Serrano and P. Hasler: \u201cA precision low-TC wide-range CMOS current reference,\u201d IEEE J. Solid-State Circuits <b>43<\/b> (2008) 558 (DOI: 10.1109\/JSSC.2007.914336).","DOI":"10.1109\/JSSC.2007.914336"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] D. Osipov and S. Paul: \u201cTemperature-compensated <i>\u03b2<\/i>-multiplier current reference circuit,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>64<\/b> (2017) 1162 (DOI: 10.1109\/TCSII.2016.2634779).","DOI":"10.1109\/TCSII.2016.2634779"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Q. Huang, <i>et al<\/i>.: \u201cA -40\u00b0C to 120\u00b0C, 169\u2006ppm\/\u00b0C nano-ampere CMOS current reference,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1494 (DOI: 10.1109\/TCSII.2020.3009838).","DOI":"10.1109\/TCSII.2020.3009838"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] F. Gagliardi, <i>et al<\/i>.: \u201cA 114\u2006ppm\/\u00b0C-TC 0.78%-(<i>\u03c3<\/i>\/<i>\u03bc<\/i>) current reference with minimum-current-search calibration,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 1561 (DOI: 10.1109\/TCSII.2023.3339586).","DOI":"10.1109\/TCSII.2023.3339586"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/12\/22_22.20250210\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T03:24:25Z","timestamp":1751081065000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/12\/22_22.20250210\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,25]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250210","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,25]]},"article-number":"22.20250210"}}