{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,1]],"date-time":"2026-02-01T03:35:27Z","timestamp":1769916927065,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,6,25]]},"DOI":"10.1587\/elex.22.20250220","type":"journal-article","created":{"date-parts":[[2025,5,6]],"date-time":"2025-05-06T22:06:43Z","timestamp":1746569203000},"page":"20250220-20250220","source":"Crossref","is-referenced-by-count":3,"title":["A high-speed single channel reconfigurable 1-GS\/s to 1.5-GS\/s, 8-bit to 6-bit SAR ADC in 28\u2006nm CMOS"],"prefix":"10.1587","volume":"22","author":[{"given":"Qing","family":"Su","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuan","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hanbo","family":"Jia","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yihan","family":"Li","sequence":"additional","affiliation":[{"name":"Nanjing University of Posts and Telecommunications"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kai","family":"Sun","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinyu","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] N. Verma and A.P. Chandrakasan: \u201cAn ultra low energy 12-bit rate-resolution scalable SAR ADC for wireless sensor nodes,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1196 (DOI: 10.1109\/JSSC.2007.897157).","DOI":"10.1109\/JSSC.2007.897157"},{"key":"2","unstructured":"[2] S. Danesh, <i>et al<\/i>.: \u201cA reconfigurable 1\u2006GSps to 250\u2006MSps, 7-bit to 9-bit highly time-interleaved counter ADC in 0.13\u2006<i>\u03bc<\/i>m CMOS,\u201d Symp. VLSI Circuits Dig. Tech. Papers (2011) 268."},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] S. Fateh, <i>et al<\/i>.: \u201cA reconfigurable 5-to-14 bit SAR ADC for battery-powered medical instrumentation,\u201d IEEE Trans. Circuit Syst. I, Reg. Papers <b>62<\/b> (2015) 2685 (DOI: 10.1109\/TCSI.2015.2477580).","DOI":"10.1109\/TCSI.2015.2477580"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J. Liu, <i>et al<\/i>.: \u201cA conversion mode reconfigurable SAR ADC for multistandard systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 895 (DOI: 10.1109\/TVLSI.2021.3059857).","DOI":"10.1109\/TVLSI.2021.3059857"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] X. Zhu, <i>et al<\/i>.: \u201cA 400-MS\/s 10-b 8 interleaved SAR ADC in 0.13\u2006um CMOS,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170067 (DOI: 10.1587\/elex.14.20170067).","DOI":"10.1587\/elex.14.20170067"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] X. Guo, <i>et al<\/i>.: \u201cA 12-bit 2.32\u2006GS\/s pipelined\/SAR hybrid ADC with a high-linearity input buffer,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230369 (DOI: 10.1587\/elex.20.20230369).","DOI":"10.1587\/elex.20.20230369"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D. Xu, <i>et al<\/i>.: \u201cA 10-bit 1.2\u2006GS\/s 45\u2006mW time-interleaved SAR ADC with background calibration,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20171235 (DOI: 10.1587\/elex.15.20171235).","DOI":"10.1587\/elex.15.20171235"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Ungeth\u00fcm, <i>et al<\/i>.: \u201cA Chopped 6-bit 1.6\u2006GS\/s SAR ADC utilizing slow decision information in 22\u2006nm FDSOI,\u201d ESSCIRC Dig. Tech. Papers (2023) 141 (DOI: 10.1109\/ESSCIRC59616.2023.10268704).","DOI":"10.1109\/ESSCIRC59616.2023.10268704"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C.-H, <i>et al<\/i>.: \u201cA two-way interleaved 7-b 2.4-GS\/s 1-then-2\u2006b\/Cycle SAR ADC with background offset calibration,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 850 (DOI: 10.1109\/JSSC.2017.2785349).","DOI":"10.1109\/JSSC.2017.2785349"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] G. Kiene, <i>et al<\/i>.: \u201cA 1-GS\/s 6-8-b cryo-CMOS SAR ADC for quantum computing,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 2016 (DOI: 10.1109\/JSSC.2023.3237603).","DOI":"10.1109\/JSSC.2023.3237603"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Cao, <i>et al<\/i>.: \u201c29.2 A transmitter and receiver for 100\u2006Gb\/s coherent networks with integrated 4\u00d764\u2006GS\/s 8b ADCs and DACs in 20\u2006nm CMOS,\u201d ISSCC Dig. Tech. Papers (2017) 484 (DOI: 10.1109\/ISSCC.2017.7870472).","DOI":"10.1109\/ISSCC.2017.7870472"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Kull, <i>et al<\/i>.: \u201cA 10-bit 20-40\u2006GS\/S ADC with 37\u2006dB SNDR at 40\u2006GHz input using first order sampling bandwidth calibration,\u201d Symp. VLSI Circuits Dig. Tech. Papers (2018) 275 (DOI: 10.1109\/VLSIC.2018.8502268).","DOI":"10.1109\/VLSIC.2018.8502268"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] L. Kull, <i>et al<\/i>.: \u201cA 24-to-72\u2006GS\/s 8b time-interleaved SAR ADC with 2.0-to-3.3\u2006pJ\/conversion and &gt; 30\u2006dB SNDR at nyquist in 14\u2006nm CMOS FinFET,\u201d ISSCC Dig. Tech. Papers (2018) 358 (DOI: 10.1109\/ISSCC.2018.8310332).","DOI":"10.1109\/ISSCC.2018.8310332"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Sun, <i>et al<\/i>.: \u201cA 56-GS\/s 8-bit time-interleaved ADC with ENOB and BW enhancement techniques in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 821 (DOI: 10.1109\/JSSC.2018.2884352).","DOI":"10.1109\/JSSC.2018.2884352"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Luan, <i>et al<\/i>.: \u201cA real-time output 50-GS\/s 8-bit TI-ADC with dedicated calibration techniques and deterministic latency,\u201d ESSCIRC Dig. Tech. Papers (2021) 487 (DOI: 10.1109\/ESSCIRC53450.2021.9567780).","DOI":"10.1109\/ESSCIRC53450.2021.9567780"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Zhu, <i>et al<\/i>.: \u201cA 38-GS\/s 7-bit pipelined-SAR ADC with speed-enhanced bootstrapped switch and output level shifting technique in 22-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 2300 (DOI: 10.1109\/JSSC.2023.3268238).","DOI":"10.1109\/JSSC.2023.3268238"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] L. Kull, <i>et al<\/i>.: \u201cA 3.1\u2006mW 8b 1.2\u2006GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32\u2006nm digital SOI CMOS,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 3048 (DOI: 10.1109\/JSSC.2013.2279571).","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] G. Wang, <i>et al<\/i>.: \u201cA 43.6-dB SNDR 1-GS\/s 3.2-mW SAR ADC with background-calibrated fine and coarse comparators in 28-nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1998 (DOI: 10.1109\/TVLSI.2019.2912887).","DOI":"10.1109\/TVLSI.2019.2912887"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Q. Yu, <i>et al<\/i>.: \u201cA 9.08 ENOB 10b 400\u2006MS\/s subranging SAR ADC with subsetted CDAC and PDAS in 40\u2006nm CMOS,\u201d ESSCIRC Dig. Tech. Papers (2021) 391 (DOI: 10.1109\/ESSCIRC53450.2021.9567859).","DOI":"10.1109\/ESSCIRC53450.2021.9567859"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] M. Guo, <i>et al<\/i>.: \u201cA 10b 700\u2006MS\/s single-channel 1\u2006b\/cycle SAR ADC using a monotonic-specific feedback SAR logic with power-delay-optimized unbalanced N\/P-MOS sizing,\u201d IEEE Trans. Circuit Syst. I, Reg. Papers <b>70<\/b> (2023) 4767 (DOI: 10.1109\/TCSI.2023.3303043).","DOI":"10.1109\/TCSI.2023.3303043"},{"key":"21","unstructured":"[21] B. Murmann: \u201cADC performance survey 1997-2024,\u201d (2024) https:\/\/github.com\/bmurmann\/ADC-survey."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] T. Jiang, <i>et al<\/i>.: \u201cA single-channel, 1.25-GS\/s, 6-bit, 6.08-mW asynchronous successive-approximation ADC with improved feedback delay in 40-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2444 (DOI: 10.1109\/JSSC.2012.2204543).","DOI":"10.1109\/JSSC.2012.2204543"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] L. Chen, <i>et al<\/i>.: \u201cA 0.95-mW 6-b 700-MS\/s single-channel loop-unrolled SAR ADC in 40-nm CMOS,\u201d IEEE Trans. Circuit Syst. II, Exp. Briefs <b>64<\/b> (2017) 244 (DOI: 10.1109\/TCSII.2016.2559513).","DOI":"10.1109\/TCSII.2016.2559513"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y.-C. Lien: \u201cA 4.5-mW 8-b 750-MS\/s 2-b\/step asynchronous subranged SAR ADC in 28-nm CMOS technology,\u201d VLSIC Dig. Tech. Papers (2012) 88 (DOI: 10.1109\/VLSIC.2012.6243803).","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Z. Cao, <i>et al<\/i>.: \u201cA 32\u2006mW 1.25\u2006GS\/s 6b 2\u2006b\/Step SAR ADC in 0.13\u2006<i>\u03bc<\/i>m CMOS,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 862 (DOI: 10.1109\/JSSC.2008.2012329).","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H. Wei, <i>et al<\/i>.: \u201cAn 8-b 400-MS\/s 2-b-per-cycle SAR ADC with resistive DAC,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2763 (DOI: 10.1109\/JSSC.2012.2214181).","DOI":"10.1109\/JSSC.2012.2214181"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] D. Li, <i>et al<\/i>.: \u201cA 7-bit 900-MS\/s 2-then-3-bit\/cycle SAR ADC with background offset calibration,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3051 (DOI: 10.1109\/JSSC.2020.3011753).","DOI":"10.1109\/JSSC.2020.3011753"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] C. Wu and J. Yuan: \u201cA 12-bit, 300-MS\/s single-channel pipelined-SAR ADC with an open-loop MDAC,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1446 (DOI: 10.1109\/JSSC.2018.2886327).","DOI":"10.1109\/JSSC.2018.2886327"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] N. Le Dortz, <i>et al<\/i>.: \u201c22.5 A 1.62\u2006GS\/s time-interleaved SAR ADC with digital background mismatch calibration achieving interleaving spurs below 70\u2006dBFS,\u201d ISSCC Dig. Tech. Papers (2014) 386 (DOI: 10.1109\/ISSCC.2014.6757481).","DOI":"10.1109\/ISSCC.2014.6757481"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C.-C. Liu, <i>et al<\/i>.: \u201cA 10b 100\u2006MS\/s 1.13\u2006mW SAR ADC with binary-scaled error compensation,\u201d ISSCC Dig. Tech. Papers (2010) 386 (DOI: 10.1109\/ISSCC.2010.5433970).","DOI":"10.1109\/ISSCC.2010.5433970"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/12\/22_22.20250220\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T03:24:50Z","timestamp":1751081090000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/12\/22_22.20250220\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,25]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250220","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,25]]},"article-number":"22.20250220"}}