{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T19:55:39Z","timestamp":1769889339619,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,1,25]]},"DOI":"10.1587\/elex.22.20250229","type":"journal-article","created":{"date-parts":[[2025,5,15]],"date-time":"2025-05-15T18:07:30Z","timestamp":1747332450000},"page":"20250229-20250229","source":"Crossref","is-referenced-by-count":1,"title":["DCLL: Depth-coupling based approach on logic locking"],"prefix":"10.1587","volume":"23","author":[{"given":"Danpeng","family":"Liao","sequence":"first","affiliation":[{"name":"College of Automation, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dengyun","family":"Lei","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuejun","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xun","family":"Yang","sequence":"additional","affiliation":[{"name":"College of Automation, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lei","family":"Zhang","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuan","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Guangdong University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] J. Knechtel, <i>et al<\/i>.: \u201cSecurity closure of physical layouts ICCAD special session paper,\u201d IEEE\/ACM Int. Conf. Comput. Aided Design (ICCAD) (2021) 1 (DOI: 10.1109\/ICCAD51958.2021.9643543).","DOI":"10.1109\/ICCAD51958.2021.9643543"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Yasin, <i>et al<\/i>.: <i>Trustworthy Hardware Design: Combinational Logic Locking Techniques<\/i> (Springer, 2019) 18 (DOI: 10.1007\/978-3-030-15334-2).","DOI":"10.1007\/978-3-030-15334-2"},{"key":"3","unstructured":"[3] M.B. Zefrei, <i>et al<\/i>.: \u201cA novel circuit level polymorphism for hardware watermarking to intellectual property protection,\u201d Journal of Soft Computing and Decision Support System <b>8<\/b> (2021) 11."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Wu, <i>et al<\/i>.: \u201cTwo-dimensional transistors with reconfigurable polarities for secure circuits,\u201d Nature Electronics <b>4<\/b> (2021) 45 (DOI: 10.1038\/s41928-020-00511-7).","DOI":"10.1038\/s41928-020-00511-7"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R. Vemuri and S. Chen: <i>Split Manufacturing of Integrated Circuits for Hardware Security and Trust: Methods, Attacks and Defenses<\/i> (Springer Nature, 2021) 21 (DOI: 10.1007\/978-3-030-73445-9).","DOI":"10.1007\/978-3-030-73445-9"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Cui, <i>et al<\/i>.: \u201cSATAM: a SAT attack resistant active metering against IC overbuilding,\u201d IEEE Trans. Emerg. Topics Comput. <b>10<\/b> (2022) 2025 (DOI: 10.1109\/TETC.2022.3148244).","DOI":"10.1109\/TETC.2022.3148244"},{"key":"7","unstructured":"[7] H.M. Kamali, <i>et al<\/i>.: \u201cAdvances in logic locking: past, present, and prospects,\u201d IACR Cryptol. ePrint Arch. Paper 2022\/260 (2022)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J.A. Roy, <i>et al<\/i>.: \u201cEPIC: ending piracy of integrated circuits,\u201d Design, Automation and Test in Europe (2008) 1069 (DOI: 10.1145\/1403375.1403631).","DOI":"10.1145\/1403375.1403631"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] D. Sisejkovic, <i>et al<\/i>.: \u201cDeceptive logic locking for hardware integrity protection against machine learning attacks,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>41<\/b> (2022) 1716 (DOI: 10.1109\/TCAD.2021.3100275).","DOI":"10.1109\/TCAD.2021.3100275"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S.D. Chowdhury, <i>et al<\/i>.: \u201cSimilarity-based logic locking against machine learning attacks,\u201d Design Automation Conference (DAC) (2023) (DOI: 10.48550\/arXiv.2305.05870).","DOI":"10.1109\/DAC56929.2023.10247822"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Rajendran, <i>et al<\/i>.: \u201cSecurity analysis of logic obfuscation,\u201d Design Automation Conference (DAC) (2012) 83 (DOI: 10.1145\/2228360.2228377).","DOI":"10.1145\/2228360.2228377"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] M. Yasin, <i>et al<\/i>.: \u201cSecurity analysis of logic encryption against the most effective side-channel attack: DPA,\u201d IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFTS) (2015) (DOI: 10.1109\/DFT.2015.7315143).","DOI":"10.1109\/DFT.2015.7315143"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] M. Yasin, <i>et al<\/i>.: \u201cRemoval attacks on logic locking and camouflaging techniques,\u201d IEEE Trans. Emerg. Topics Comput. Intell. <b>8<\/b> (2020) 517 (DOI: 10.1109\/TETC.2017.2740364).","DOI":"10.1109\/TETC.2017.2740364"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Jain, <i>et al<\/i>.: \u201cTAAL: tampering attack on any key-based logic locked circuits,\u201d ACM Trans. Des. Autom. Electron. Syst. <b>26<\/b> (2021) 28 (DOI: 10.1145\/3442379).","DOI":"10.1145\/3442379"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] P. Subramanyan, <i>et al<\/i>.: \u201cEvaluating the security of logic encryption algorithms,\u201d 2015 IEEE International Symposium on Hardware Ori-ented Security and Trust (HOST) (2015) 137 (DOI: 10.1109\/HST.2015.7140252).","DOI":"10.1109\/HST.2015.7140252"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P. Chakraborty, <i>et al<\/i>.: \u201cSAIL: analyzing structural artifacts of logic locking using machine learning,\u201d IEEE Trans. Inf. Forensics Security (TIFS) (2021) 3828 (DOI: 10.1109\/TIFS.2021.3096028).","DOI":"10.1109\/TIFS.2021.3096028"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] D. Sisejkovic, <i>et al<\/i>.: \u201cChallenging the security of logic locking schemes in the era of deep learning: a neuroevolutionary approach,\u201d J. Emerg. Technol. Comput. Syst. <b>17<\/b> (2021) 30:1 (DOI: 10.1145\/3431389).","DOI":"10.1145\/3431389"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] L. Alrahis, <i>et al<\/i>.: \u201cGNNUnlock+: a systematic methodology for designing graph neural networks-based oracle-less unlocking schemes for provably secure logic locking,\u201d IEEE Trans. Emerg. Topics Comput. Intell. <b>10<\/b> (2022) 1575 (DOI: 10.1109\/TETC.2021.3108487).","DOI":"10.1109\/TETC.2021.3108487"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A. Darjani, <i>et al<\/i>.: \u201cThwarting GNN-based attacks against logic locking,\u201d IEEE Trans. Inf. Forensics Security <b>19<\/b> (2024) 72 (DOI: 10.1109\/TIFS.2024.3431991).","DOI":"10.1109\/TIFS.2024.3431991"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] L. Alrahis, <i>et al<\/i>.: \u201cOMLA: an oracle-less machine learning-based attack on logic locking,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 1602 (DOI: 10.1109\/TCSII.2021.3113035).","DOI":"10.1109\/TCSII.2021.3113035"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] L. Alrahis, <i>et al<\/i>.: \u201cUNSAIL: thwarting oracle-less machine learning attacks on logic locking,\u201d IEEE Trans. Inf. Forensics Security <b>16<\/b> (2021) 2508 (DOI: 10.1109\/TIFS.2021.3057576).","DOI":"10.1109\/TIFS.2021.3057576"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Liang, <i>et al<\/i>.: \u201cSILL: preventing structural attack for logic locking,\u201d IEICE Electron. Express <b>20<\/b> (2022) 20220512 (DOI: 10.1587\/elex.19.20220512).","DOI":"10.1587\/elex.19.20220512"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] N. Zhang, <i>et al<\/i>.: \u201cSFLL-AD: a self-adaptive and secure logic locking,\u201d IEICE Electronics Express <b>21<\/b> (2024) 20230555 (DOI: 10.1587\/elex.20.20230555).","DOI":"10.1587\/elex.20.20230555"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Alrahis, <i>et al<\/i>.: \u201cMuxLink: circumventing learning-resilient MUX-locking using graph neural network-based link prediction,\u201d Proc. Design, Automation &amp; Test Europe Conf. &amp; Exhib. (DATE) (2022) 694 (DOI: 10.23919\/DATE54114.2022.9774603).","DOI":"10.23919\/DATE54114.2022.9774603"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M. Yasin, <i>et al<\/i>.: \u201cSARLock: SAT attack resistant logic locking,\u201d IEEE International Symposium on Hardware Oriented Security and Trust (2016) 236 (DOI: 10.1109\/HST.2016.7495588).","DOI":"10.1109\/HST.2016.7495588"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Yasin, <i>et al<\/i>.: \u201cWhat to lock?: functional and parametric locking,\u201d Proc. Great Lakes Symp. VLSI (2017) 351 (DOI: 10.1145\/3060403.3060492).","DOI":"10.1145\/3060403.3060492"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Xie and A. Srivastava: \u201cAnti-SAT: mitigating SAT attack on logic locking,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>38<\/b> (2019) 199 (DOI: 10.1109\/TCAD.2018.2801220).","DOI":"10.1109\/TCAD.2018.2801220"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] A. Sengupta, <i>et al<\/i>.: \u201cTruly stripping functionality for logic locking: afault-based perspective,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>39<\/b> (2020) 4439 (DOI: 10.1109\/tcad.2020.2968898).","DOI":"10.1109\/TCAD.2020.2968898"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] K. Zamiri Azar, <i>et al<\/i>.: \u201cThreats on logic locking: a decade later,\u201d Proc. 2019 on Great Lakes Symposium on VLSI (2019) 471 (DOI: 10.1145\/3299874.3319495).","DOI":"10.1145\/3299874.3319495"},{"key":"30","unstructured":"[30] F. Brglez, <i>et al<\/i>.: \u201cA neural netlist of 10 combinational benchmark circuits,\u201d Proc. IEEE ISCAS: Special Session on ATPG and Fault Simulation (1985) 151."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/2\/23_22.20250229\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:53:36Z","timestamp":1769831616000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/2\/23_22.20250229\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,25]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250229","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,25]]},"article-number":"22.20250229"}}