{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T00:00:08Z","timestamp":1782950408564,"version":"3.54.5"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"12","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,6,25]]},"DOI":"10.1587\/elex.22.20250231","type":"journal-article","created":{"date-parts":[[2025,4,28]],"date-time":"2025-04-28T22:07:07Z","timestamp":1745878027000},"page":"20250231-20250231","source":"Crossref","is-referenced-by-count":1,"title":["Research on adaptive feedback test vector generation method"],"prefix":"10.1587","volume":"22","author":[{"given":"Zhen","family":"Yao","sequence":"first","affiliation":[{"name":"Circuit and system, Heilongjiang University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jing","family":"Hu","sequence":"additional","affiliation":[{"name":"Circuit and system, Heilongjiang University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Circuit and system, Heilongjiang University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lei","family":"Liu","sequence":"additional","affiliation":[{"name":"Circuit and system, Heilongjiang University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S.M.K. Kabir, <i>et al<\/i>.: \u201cPerformance analysis of a new low power BIST technique in VLSI circuit by reducing the input vectors,\u201d 2023 6th International Conference on Electrical Information and Communication Technology (EICT) (2023) 1 (DOI: 10.1109\/EICT61409.2023.10427977).","DOI":"10.1109\/EICT61409.2023.10427977"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Popat, <i>et al<\/i>.: \u201cImproving at-speed test coverage without compromising test time and reducing test cost in multipartition SCAN design,\u201d 2024 IEEE 33rd Asian Test Symposium (ATS) (2024) 1 (DOI: 10.1109\/ATS64447.2024.10915249).","DOI":"10.1109\/ATS64447.2024.10915249"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] X. Li, <i>et al<\/i>.: \u201cDesign of a novel self-test-on-chip interface ASIC for capacitive accelerometers,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 2834 (DOI: 10.1109\/TCSI.2023.3268625).","DOI":"10.1109\/TCSI.2023.3268625"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] X. Li, <i>et al<\/i>.: \u201cDesign of interface circuits and lightweight PUF for TMR sensors,\u201d IEEE Sensors J. <b>23<\/b> (2023) 11754 (DOI: 10.1109\/JSEN.2023.3266816).","DOI":"10.1109\/JSEN.2023.3266816"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] H. He, <i>et al<\/i>.: \u201cHighly reliable RS-PUF based on reconfigurable gas sensor array,\u201d IEEE Sensors J. <b>24<\/b> (2024) 16875 (DOI: 10.1109\/JSEN.2024.3375872).","DOI":"10.1109\/JSEN.2024.3375872"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] N. Li, <i>et al<\/i>.: \u201cSI PUF: an SRAM and inverter based PUF with a bit error rate of 0.0053% and 0.073\/0.042\u2006pJ\/bit,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 2339 (DOI: 10.1109\/TCSII.2023.3339296).","DOI":"10.1109\/TCSII.2023.3339296"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Zhang, <i>et al<\/i>.: \u201cDesign of gas sensors-based PUF for Internet of Things security,\u201d IEEE Sensors J. <b>25<\/b> (2025) 11307 (DOI: 10.1109\/JSEN.2025.3540015).","DOI":"10.1109\/JSEN.2025.3540015"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. Yang, <i>et al<\/i>.: \u201cHigh-precision readout circuits for portable biosensor devices\u2006\u2014\u2006a review of IA,\u201d IEEE Sensors J. <b>25<\/b> (2025) 9233 (DOI: 10.1109\/JSEN.2025.3536079).","DOI":"10.1109\/JSEN.2025.3536079"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H. Yang, <i>et al<\/i>.: \u201cPiezoelectric energy harvesting interface circuit for small area and low power consumption\u2006\u2014\u2006a review,\u201d Measurement <b>242<\/b> (2025) 116051 (DOI: 10.1016\/j.measurement.2024.116051).","DOI":"10.1016\/j.measurement.2024.116051"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A.N. Nagamani, <i>et al<\/i>.: \u201cA genetic algorithm-based heuristic method for test set generation in reversible circuits,\u201d IEEE Trans. Comput.-Aided Design of Integr. Circuits Syst. <b>37<\/b> (2017) 324 (DOI: 10.1109\/TCAD.2017.2695881).","DOI":"10.1109\/TCAD.2017.2695881"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] G.M. Danciu and A. Dinu: \u201cCoverage fulfillment automation in hardware functional verification using genetic algorithms,\u201d Applied Sciences <b>12<\/b> (2022) 1559 (DOI: 10.3390\/app12031559).","DOI":"10.3390\/app12031559"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] X. Yang, <i>et al<\/i>.: \u201cA test generation method of R-2R digital-to-analog converters based on genetic algorithm,\u201d Electron. Test. <b>37<\/b> (2021) 701 (DOI: 10.1007\/s10836-021-05974-w).","DOI":"10.1007\/s10836-021-05974-w"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Su, <i>et al<\/i>.: \u201cA boundary scan test vectors optimization method based on improved GA-AO* approach considering fault probability model,\u201d Applied Sciences <b>14<\/b> (2024) 2410 (DOI: 10.3390\/app14062410).","DOI":"10.3390\/app14062410"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Bouazzi, <i>et al<\/i>.: \u201cApplication of an improved genetic algorithm to Hamiltonian circuit problem,\u201d Procedia Computer Science <b>192<\/b> (2021) 4337 (DOI: 10.1016\/j.procs.2021.09.210).","DOI":"10.1016\/j.procs.2021.09.210"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R. Karthick, <i>et al<\/i>.: \u201cAn optimal partitioning and floor planning for VLSI circuit design based on a hybrid bio-inspired whale optimization and adaptive bird swarm optimization (WO-ABSO) algorithm,\u201d Journal of Circuits, Systems, and Computers <b>32<\/b> (2023) 2350273 (DOI: 10.1142\/S0218126623502730).","DOI":"10.1142\/S0218126623502730"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] T. Inamoto and Y. Higami: \u201cApplication of convolutional neural networks to regenerate deterministic test patterns for BIST,\u201d 2019 34th International Technical Conference on Circuits\/Systems, Computers and Communications (ITC-CSCC) (2019) 23 (DOI: 10.1109\/ITC-CSCC.2019.8793374).","DOI":"10.1109\/ITC-CSCC.2019.8793374"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] T. Liu, <i>et al<\/i>.: \u201cAn effective logic BIST scheme based on LFSR-reseeding and TVAC,\u201d International Journal of Electronics <b>101<\/b> (2014) 217 (DOI: 10.1080\/00207217.2013.828189).","DOI":"10.1080\/00207217.2013.828189"},{"key":"18","unstructured":"[18] J. Kuang, <i>et al<\/i>.: \u201cAutomatic test generation of test vectors generated by circuit-under-test itself,\u201d The 5th China Testing Academic Conference (2008) 56 (DOI: ConferenceArticle\/5aa0dca2c095d722208276fd)."},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J. Kuang, <i>et al<\/i>.: \u201cA novel BIST scheme using test vectors applied by circuit-under-test itself,\u201d 2008 IEEE 17th Asian Test Symposium (2008) 75 (DOI: 10.1109\/ATS.2008.25).","DOI":"10.1109\/ATS.2008.25"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Hu, <i>et al<\/i>.: \u201cA test response compression method for monolithic 3-D ICs based on 3-D Haar wavelet transforms,\u201d IEEE Trans. Instrum. Meas. <b>70<\/b> (2021) 1 (DOI: 10.1109\/TIM.2020.3042319).","DOI":"10.1109\/TIM.2020.3042319"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] J. Hu, <i>et al<\/i>.: \u201cA test point selection method based on fault response matrices framework,\u201d IEEE Trans. Instrum. Meas. <b>72<\/b> (2023) 1 (DOI: 10.1109\/TIM.2023.3271742).","DOI":"10.1109\/TIM.2023.3271742"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J. Sui, <i>et al<\/i>.: \u201cMultiple strategies improved spider wasp optimization for engineering optimization problem solving,\u201d Sci Rep. <b>14<\/b> (2024) 29048 (DOI: 10.1038\/s41598-024-78589-8).","DOI":"10.1038\/s41598-024-78589-8"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Ekinci, <i>et al<\/i>.: \u201cSpider wasp optimizer-optimized cascaded fractional-order controller for load frequency control in a photovoltaic-integrated two-area system,\u201d Mathematics <b>12<\/b> (2024) 3076 (DOI: 10.3390\/math12193076).","DOI":"10.3390\/math12193076"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Gao, <i>et al<\/i>.: \u201cAn improved spider-wasp optimizer for obstacle avoidance path planning in mobile robots,\u201d Mathematics <b>12<\/b> (2024) 2604 (DOI: 10.3390\/math12172604).","DOI":"10.3390\/math12172604"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Fathy: \u201cAn efficient spider wasp optimizer-based tracker for enhancing the harvested power from thermoelectric generation sources,\u201d Case Studies in Thermal Engineering <b>61<\/b> (2024) 2214 (DOI: 10.1016\/j.csite.2024.104878).","DOI":"10.1016\/j.csite.2024.104878"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] E.A. Mohamed, <i>et al<\/i>.: \u201cBoosted spider wasp optimizer for highdimensional feature selection,\u201d J. Bionic Eng. <b>21<\/b> (2024) 2424 (DOI: 10.1007\/s42235-024-00558-8).","DOI":"10.1007\/s42235-024-00558-8"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] M. Abdel-Basset, <i>et al<\/i>.: \u201cSpider wasp optimizer: a novel meta-heuristic optimization algorithm,\u201d Artif. Intell. Rev. <b>56<\/b> (2023) 11675 (DOI: 10.1007\/s10462-023-10446-y).","DOI":"10.1007\/s10462-023-10446-y"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Alateeq and W. Pedrycz: \u201cA comparative analysis of bio-inspired optimization algorithms for automated test pattern generation in sequential circuits,\u201d Applied Soft Computing. <b>101<\/b> (2021) 106967 (DOI: 10.1016\/j.asoc.2020.106967).","DOI":"10.1016\/j.asoc.2020.106967"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] I. Pomeranz: \u201cPath unselection for path delay fault test generation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>2<\/b> (2023) 267 (DOI: 10.1109\/TVLSI.2022.3224361).","DOI":"10.1109\/TVLSI.2022.3224361"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] G. Zhang, <i>et al<\/i>.: \u201cLow cost test pattern generation in scan-based BIST schemes,\u201d Electronics <b>8<\/b> (2019) 314 (DOI: 10.3390\/electronics8030314).","DOI":"10.3390\/electronics8030314"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/12\/22_22.20250231\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,28]],"date-time":"2025-06-28T03:25:12Z","timestamp":1751081112000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/12\/22_22.20250231\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,6,25]]},"references-count":30,"journal-issue":{"issue":"12","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250231","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,6,25]]},"article-number":"22.20250231"}}