{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T04:40:10Z","timestamp":1758948010068,"version":"3.44.0"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"18","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,9,25]]},"DOI":"10.1587\/elex.22.20250328","type":"journal-article","created":{"date-parts":[[2025,7,30]],"date-time":"2025-07-30T22:08:51Z","timestamp":1753913331000},"page":"20250328-20250328","source":"Crossref","is-referenced-by-count":0,"title":["Two kinds of novel hybrid memristor-CMOS XOR gates and full adder circuits"],"prefix":"10.1587","volume":"22","author":[{"given":"Zhonghua","family":"Li","sequence":"first","affiliation":[{"name":"Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd."}]},{"given":"Tuo","family":"Li","sequence":"additional","affiliation":[{"name":"Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd."}]},{"given":"Xinxin","family":"Yuan","sequence":"additional","affiliation":[{"name":"Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd."}]},{"given":"Kang","family":"Su","sequence":"additional","affiliation":[{"name":"Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd."}]},{"given":"Changhong","family":"Wang","sequence":"additional","affiliation":[{"name":"Shandong Yunhai Guochuang Cloud Computing Equipment Industry Innovation Co., Ltd."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. Rashidi, <i>et al<\/i>.: \u201cHigh-performance multiplexer architecture for quantum-dot cellular automata,\u201d J. Comput. Electron. <b>15<\/b> (2016) 968 (DOI: 10.1007\/s10825-016-0832-3).","DOI":"10.1007\/s10825-016-0832-3"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] I. Vourkas and G.C. Sirakoulis: \u201cEmerging memristor-based logic circuit design approaches: a review,\u201d IEEE Circuits Syst. Mag. <b>16<\/b> (2016) 15 (DOI: 10.1109\/MCAS.2016.2583673).","DOI":"10.1109\/MCAS.2016.2583673"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] Z. Wang, <i>et al<\/i>.: \u201cMemristors with diffusive dynamics as synaptic emulators for neuromorphic computing,\u201d Nat. Mater. <b>16<\/b> (2017) 101 (DOI: 10.1038\/nmat4756).","DOI":"10.1038\/nmat4756"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] V. Ravichandran, <i>et al<\/i>.: \u201cArtificial neural networks based on memristive devices,\u201d Sci. China Inf. Sci. <b>61<\/b> (2018) 60423 (DOI: 10.1007\/s11432-018-9425-1).","DOI":"10.1007\/s11432-018-9425-1"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] S.H. Jo, <i>et al<\/i>.: \u201cNanoscale memristor device as synapse in neuromorphic systems,\u201d Nano Lett. <b>10<\/b> (2010) 1297 (DOI: 10.1021\/nl904092h).","DOI":"10.1021\/nl904092h"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M.A. Zidan, <i>et al<\/i>.: \u201cMemristive computing devices and applications,\u201d J. Electroceram. <b>39<\/b> (2017) 4 (DOI: 10.1007\/s10832-017-0103-0).","DOI":"10.1007\/s10832-017-0103-0"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] C. Cheng, <i>et al<\/i>.: \u201cIn-memory computing with emerging nonvolatile memory devices,\u201d Sci. China Inf. Sci. <b>64<\/b> (2021) 221402 (DOI: 10.1007\/s11432-021-3327-7).","DOI":"10.1007\/s11432-021-3327-7"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] L. Chua: \u201cMemristor\u2006\u2014\u2006the missing circuit element,\u201d IEEE Trans. Circuit Theory <b>18<\/b> (1971) 507 (DOI: 10.1109\/TCT.1971.1083337).","DOI":"10.1109\/TCT.1971.1083337"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] L. Chua: \u201cResistance switching memories are memristors,\u201d Appl. Phys. A <b>102<\/b> (2011) 765 (DOI: 10.1007\/s00339-011-6264-9).","DOI":"10.1007\/s00339-011-6264-9"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D.B. Strukov, <i>et al<\/i>.: \u201cThe missing memristor found,\u201d Nature <b>453<\/b> (2008) 80 (DOI: 10.1038\/nature06932).","DOI":"10.1038\/nature06932"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J.G. Simmons: \u201cGeneralized formula for the electric tunnel effect between similar electrodes separated by a thin insulating film,\u201d J. Appl. Phys. <b>34<\/b> (1963) 1793 (DOI: 10.1063\/1.1702682).","DOI":"10.1063\/1.1702682"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S. Shin, <i>et al<\/i>.: \u201cCompact models for memristors based on charge-flux constitutive relationships,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>29<\/b> (2010) 590 (DOI: 10.1109\/TCAD.2010.2042891).","DOI":"10.1109\/TCAD.2010.2042891"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Bao, <i>et al<\/i>.: \u201cToward memristive in-memory computing: principles and applications,\u201d Front. Optoelectron. <b>15<\/b> (2022) 23 (DOI: 10.1007\/s12200-022-00025-4).","DOI":"10.1007\/s12200-022-00025-4"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Tang, <i>et al<\/i>.: \u201cBridging biological and artificial neural networks with emerging neuromorphic devices: fundamentals, progress, and challenges,\u201d Adv. Mater. <b>31<\/b> (2019) 1902761 (DOI: 10.1002\/adma.201902761).","DOI":"10.1002\/adma.201902761"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] W.S. Zhao, <i>et al<\/i>.: \u201cDesign and analysis of crossbar architecture based on complementary resistive switching non-volatile memory cells,\u201d J. Parallel Distrib. Comput. <b>74<\/b> (2014) 2484 (DOI: 10.1016\/j.jpdc.2013.08.004).","DOI":"10.1016\/j.jpdc.2013.08.004"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J. Borghetti, <i>et al<\/i>.: \u201c\u2018Memristive\u2019 switches enable \u2018stateful\u2019 logic operations via material implication,\u201d Nature <b>464<\/b> (2010) 873 (DOI: 10.1038\/nature08940).","DOI":"10.1038\/nature08940"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Kvatinsky, <i>et al<\/i>.: \u201cMemristor-based material implication (IMPLY) logic: design principles and methodologies,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 2054 (DOI: 10.1109\/TVLSI.2013.2282132).","DOI":"10.1109\/TVLSI.2013.2282132"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] E. Lehtonen, <i>et al<\/i>.: \u201cImplication logic synthesis methods for memristors,\u201d Proc. 2012 IEEE Int. Symp. Circuits Syst. (2012) 2441 (DOI: 10.1109\/ISCAS.2012.6271792).","DOI":"10.1109\/ISCAS.2012.6271792"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] N. Talati, <i>et al<\/i>.: \u201cLogic design within memristive memories using memristor-aided loGIC (MAGIC),\u201d IEEE Trans. Nanotechnol. <b>15<\/b> (2016) 635 (DOI: 10.1109\/TNANO.2016.2570248).","DOI":"10.1109\/TNANO.2016.2570248"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Kvatinsky, <i>et al<\/i>.: \u201cMAGIC\u2006\u2014\u2006memristor-aided logic,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>61<\/b> (2014) 895 (DOI: 10.1109\/TCSII.2014.2357292).","DOI":"10.1109\/TCSII.2014.2357292"},{"key":"21","unstructured":"[21] S. Kvatinsky, <i>et al<\/i>.: \u201cMRL\u2006\u2014\u2006Memristor Ratioed Logic,\u201d Proc. 2012 13th Int. Workshop Cell. Nanoscale Networks Their Appl. (2012) 1 (DOI: 10.1109\/CNNA.2012.6331426)."},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M. Teimoori, <i>et al<\/i>.: \u201cA novel hybrid CMOS-memristor logic circuit using Memristor Ratioed Logic,\u201d Proc. 2016 IEEE Canadian Conf. Elect. and Comput. Eng. (2016) 1 (DOI: 10.1109\/CCECE.2016.7726661).","DOI":"10.1109\/CCECE.2016.7726661"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S. Shin, <i>et al<\/i>.: \u201cMemristive XOR for resistive multiplier,\u201d Electron. Lett. <b>48<\/b> (2012) 78 (DOI: 10.1049\/el.2011.3270).","DOI":"10.1049\/el.2011.3270"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Y. Zhou, <i>et al<\/i>.: \u201cA hybrid memristor-CMOS XOR gate for nonvolatile logic computation,\u201d Phys. Status Solidi A <b>213<\/b> (2016) 1050 (DOI: 10.1002\/pssa.201532872).","DOI":"10.1002\/pssa.201532872"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] X. Yang, <i>et al<\/i>.: \u201cNovel memristive logic architectures,\u201d Proc. 2016 26th Int. Workshop Power Timing Model., Optim. Simul. (2016) 196 (DOI: 10.1109\/PATMOS.2016.7833687).","DOI":"10.1109\/PATMOS.2016.7833687"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] X. Xu, <i>et al<\/i>.: \u201cDesign of hybrid memristor-MOS XOR and XNOR logic gates,\u201d Proc. 2017 Int. Conf. Electron Devices and Solid-State Circuits (2017) 1 (DOI: 10.1109\/EDSSC.2017.8126414).","DOI":"10.1109\/EDSSC.2017.8126414"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] X. Wang, <i>et al<\/i>.: \u201cAn improved memristor-CMOS XOR logic gate and a novel full adder,\u201d Proc. 2017 Ninth Int. Conf. Adv. Comput. Intell. (2017) 7 (DOI: 10.1109\/ICACI.2017.7974477).","DOI":"10.1109\/ICACI.2017.7974477"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] G. Liu, <i>et al<\/i>.: \u201cDesign of memristor-based combinational logic circuits,\u201d Circ. Syst. Signal Pr. <b>40<\/b> (2021) 5825 (DOI: 10.1007\/s00034-021-01770-1).","DOI":"10.1007\/s00034-021-01770-1"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] K. Su, <i>et al<\/i>.: \u201cDesign of memristor-based XOR logic gate and half adder,\u201d J. Phys. Conf. Ser. <b>2221<\/b> (2022) 12001 (DOI: 10.1088\/1742-6596\/2221\/1\/012001).","DOI":"10.1088\/1742-6596\/2221\/1\/012001"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] G. Liu, <i>et al<\/i>.: \u201cA carry lookahead adder based on hybrid CMOS-memristor logic circuit,\u201d IEEE Access <b>7<\/b> (2019) 43691 (DOI: 10.1109\/ACCESS.2019.2907976).","DOI":"10.1109\/ACCESS.2019.2907976"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] C. Yakopcic, <i>et al<\/i>.: \u201cGeneralized memristive device SPICE model and its application in circuit design,\u201d IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. <b>32<\/b> (2013) 1201 (DOI: 10.1109\/TCAD.2013.2252057).","DOI":"10.1109\/TCAD.2013.2252057"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] C. Yakopcic, <i>et al<\/i>.: \u201cMemristor SPICE model and crossbar simulation based on devices with nanosecond switching time,\u201d Proc. 2013 Int. Joint Conf. Neural Networks (2013) 1 (DOI: 10.1109\/IJCNN.2013.6706773).","DOI":"10.1109\/IJCNN.2013.6706773"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] M. Khalid, <i>et al<\/i>.: \u201cMemristor based full adder circuit for better performance,\u201d Trans. Electr. Electron. Mater. <b>20<\/b> (2019) 403 (DOI: 10.1007\/s42341-019-00135-5).","DOI":"10.1007\/s42341-019-00135-5"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/18\/22_22.20250328\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,27]],"date-time":"2025-09-27T04:02:46Z","timestamp":1758945766000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/18\/22_22.20250328\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,25]]},"references-count":33,"journal-issue":{"issue":"18","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250328","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,9,25]]},"article-number":"22.20250328"}}