{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,15]],"date-time":"2026-08-15T17:39:42Z","timestamp":1786815582570,"version":"build-2736575974"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"16","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,8,25]]},"DOI":"10.1587\/elex.22.20250329","type":"journal-article","created":{"date-parts":[[2025,7,9]],"date-time":"2025-07-09T22:10:17Z","timestamp":1752099017000},"page":"20250329-20250329","source":"Crossref","is-referenced-by-count":13,"title":["AES-RV: Hardware-efficient RISC-V accelerator with low-latency AES instruction extension for IoT security"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7583-8631","authenticated-orcid":false,"given":"Van Tinh","family":"Nguyen","sequence":"first","affiliation":[{"name":"Le Quy Don Technical University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Phuc Hung","family":"Pham","sequence":"additional","affiliation":[{"name":"Le Quy Don Technical University"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0438-3809","authenticated-orcid":false,"given":"Vu Trung Duong","family":"Le","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Hoai Luan","family":"Pham","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tuan Hai","family":"Vu","sequence":"additional","affiliation":[{"name":"Nara Institute of Science and Technology"}],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thi Diem","family":"Tran","sequence":"additional","affiliation":[{"name":"University of Information Technology, Vietnam National University"}],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] M. Sharma, <i>et al<\/i>.: \u201cA survey of RISC-V CPU for IoT applications,\u201d Proc. International Conference on Innovative Computing &amp; Communication (ICICC) 2022 (2022) (DOI: 10.2139\/ssrn.4033491).","DOI":"10.2139\/ssrn.4033491"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Park, <i>et al<\/i>.: \u201cDesigning low-power RISC-V multicore processors with a shared lightweight floating point unit for IoT endnodes,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>71<\/b> (2024) 4106 (DOI: 10.1109\/tcsi.2024.3427681).","DOI":"10.1109\/TCSI.2024.3427681"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T.-T. Hoang, <i>et al<\/i>.: \u201cLow-power high-performance 32-bit RISC-V microcontroller on 65-nm silicon-on-thin-BOX (SOTB),\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200282 (DOI: 10.1587\/elex.17.20200282).","DOI":"10.1587\/elex.17.20200282"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] K.-D. Nguyen, <i>et al<\/i>.: \u201cA trigonometric hardware acceleration in 32-bit RISC-V microcontroller with custom instruction,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210266 (DOI: 10.1587\/elex.18.20210266).","DOI":"10.1587\/elex.18.20210266"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M. Liu: \u201cA co-design method of customized ISA design space exploration and fixed-point library construction for RISC-V dedicated processor,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220244 (DOI: 10.1587\/elex.19.20220244).","DOI":"10.1587\/elex.19.20220244"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Q. Yin, <i>et al<\/i>.: \u201cDesign and implementation of RISC-V system-on-chip for SPWM generation based on FPGA,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240603 (DOI: 10.1587\/elex.21.20240603).","DOI":"10.1587\/elex.21.20240603"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] D.H.A. Le, <i>et al<\/i>.: \u201cHigh-efficiency RISC-V-based cryptographic coprocessor for security applications,\u201d International SoC Design Conference (ISOCC) (2024) 103 (DOI: 10.1109\/isocc62682.2024.10762017).","DOI":"10.1109\/ISOCC62682.2024.10762017"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Q. Zou, <i>et al<\/i>.: \u201c28\u2006nm asynchronous area-saving AES processor with high common and machine learning side-channel attack resistance,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210309 (DOI: 10.1587\/elex.18.20210309).","DOI":"10.1587\/elex.18.20210309"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] G. Leurent and C. Pernot: \u201cNew representations of the AES key schedule,\u201d J. Cryptol. <b>38<\/b> (2025) 1 (DOI: 10.1007\/s00145-024-09522-5).","DOI":"10.1007\/s00145-024-09522-5"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] W.K. Lee, <i>et al<\/i>.: \u201cEfficient implementation of AES-CTR and AES-ECB on GPUs with applications for high-speed FrodoKEM and exhaustive key search,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 2962 (DOI: 10.1109\/tcsii.2022.3164089).","DOI":"10.1109\/TCSII.2022.3164089"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] K. Kumar, <i>et al<\/i>.: \u201cA lightweight AES algorithm implementation for encrypting voice messages using field programmable gate arrays,\u201d J. King Saud Univ. - Comput. Inf. Sci. <b>34<\/b> (2022) 3878 (DOI: 10.1016\/j.jksuci.2020.08.005).","DOI":"10.1016\/j.jksuci.2020.08.005"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] N.H. Nguyen, <i>et al<\/i>.: \u201cLI-RV: a fast and efficient RISC-V based coprocessor for lightweight cryptography,\u201d 2024 21st International SoC Design Conference (ISOCC) (2024) 1 (DOI: 10.1109\/isocc62682.2024.10762699).","DOI":"10.1109\/ISOCC62682.2024.10762699"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] K. Stangherlin and M. Sachdev: \u201cDesign and implementation of a secure RISC-V microprocessor,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 1705 (DOI: 10.1109\/tvlsi.2022.3203307).","DOI":"10.1109\/TVLSI.2022.3203307"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] L. Pan, <i>et al<\/i>.: \u201cA lightweight AES coprocessor based on RISC-V custom instructions,\u201d Secur. Commun. Netw. <b>2021<\/b> (2021) 9355123 (DOI: 10.1155\/2021\/9355123).","DOI":"10.1155\/2021\/9355123"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] O. Simola, <i>et al<\/i>.: \u201cRISC-V core with AES-256 accelerator,\u201d 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2024) 1 (DOI: 10.1109\/icecs61496.2024.10848921).","DOI":"10.1109\/ICECS61496.2024.10848921"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] T.M. Ignatius, <i>et al<\/i>.: \u201cPower side-channel attacks on crypto-core based on RISC-V ISA for high-security applications,\u201d IEEE Access <b>12<\/b> (2024) 150230 (DOI: 10.1109\/access.2024.3477961).","DOI":"10.1109\/ACCESS.2024.3477961"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] X. Cheng, <i>et al<\/i>.: \u201cA hardware security evaluation platform on RISC-V SoC,\u201d IEEE International Test Conference in Asia (ITC-Asia) (2024) 1 (DOI: 10.1109\/itc-asia62534.2024.10661352).","DOI":"10.1109\/ITC-Asia62534.2024.10661352"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] O. Simola, <i>et al<\/i>.: \u201cRISC-V core with AES-256 accelerator,\u201d 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2024) 1 (DOI: 10.1109\/icecs61496.2024.10848921).","DOI":"10.1109\/ICECS61496.2024.10848921"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] R.S. Salman, <i>et al<\/i>.: \u201cLightweight modifications in the advanced encryption standard (AES) for IoT applications: a comparative survey,\u201d 2022 International Conference on Computer Science and Software Engineering (CSASE) (2022) 325 (DOI: 10.1109\/csase51777.2022.9759828).","DOI":"10.1109\/CSASE51777.2022.9759828"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Jeon, <i>et al<\/i>.: \u201cCross-layer encryption of CFB-AES-TURBO for advanced satellite data transmission security,\u201d IEEE Trans. Aerosp. Electron. Syst. <b>58<\/b> (2022) 2192 (DOI: 10.1109\/taes.2021.3134988).","DOI":"10.1109\/TAES.2021.3134988"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] E. Choi, <i>et al<\/i>.: \u201cAESware: developing AES-enabled low-power multicore processors leveraging open RISC-V cores with a shared lightweight AES accelerator,\u201d Eng. Sci. Technol. Int. J. <b>60<\/b> (2024) 101894 (DOI: 10.1016\/j.jestch.2024.101894).","DOI":"10.1016\/j.jestch.2024.101894"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] C. Duran and E. Roa: \u201cA 10\u2006pJ\/bit 256b AES-SoC exploiting memory access acceleration,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 1612 (DOI: 10.1109\/tcsii.2021.3126984).","DOI":"10.1109\/TCSII.2021.3126984"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] Y.M. Kuo, <i>et al<\/i>.: \u201cRISC-V Galois field ISA extension for non-binary error-correction codes and classical and post-quantum cryptography,\u201d IEEE Trans. Comput. <b>72<\/b> (2023) 682 (DOI: 10.1109\/tc.2022.3174587).","DOI":"10.1109\/TC.2022.3174587"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Nannipieri, <i>et al<\/i>.: \u201cVLSI design of advanced-features AES cryptoprocessor in the framework of the European processor initiative,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 177 (DOI: 10.1109\/tvlsi.2021.3129107).","DOI":"10.1109\/TVLSI.2021.3129107"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] W. Wang, <i>et al<\/i>.: \u201cAn energy-efficient crypto-extension design for RISC-V,\u201d Microelectron. J. <b>115<\/b> (2021) 105165 (DOI: 10.1016\/j.mejo.2021.105165).","DOI":"10.1016\/j.mejo.2021.105165"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] D. Reis, <i>et al<\/i>.: \u201cIMCRYPTO: an in-memory computing fabric for AES encryption and decryption,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>30<\/b> (2022) 553 (DOI: 10.1109\/tvlsi.2022.3157270).","DOI":"10.1109\/TVLSI.2022.3157270"},{"key":"27","unstructured":"[27] V.T.D. Le, <i>et al<\/i>.: \u201cRVCP: high-efficiency RISC-V co-processor for security applications in IoT and server systems,\u201d 2024 International Conference on Advanced Technologies for Communications (ATC) (2024) (DOI: 10.1109\/atc63255.2024.10908294)."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] O. Simola, <i>et al<\/i>.: \u201cRISC-V Core with AES-256 accelerator,\u201d 2024 31st IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2024) 1 (DOI: 10.1109\/icecs61496.2024.10848921).","DOI":"10.1109\/ICECS61496.2024.10848921"},{"key":"29","unstructured":"[29] A. Zgheib, <i>et al<\/i>.: \u201cExtending a RISC-V core with an AES hardware accelerator to meet IOT constraints,\u201d SMACD\/PRIME 2021; International Conference on SMACD and 16th Conference on PRIME (2021) 1."},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M.N. Rizi, <i>et al<\/i>.: \u201cOptimised AES with RISC-V vector extensions,\u201d 2024 27th International Symposium on Design and Diagnostics of Electronic Circuits and Systems (DDECS) (2024) 57 (DOI: 10.1109\/ddecs60919.2024.10508919).","DOI":"10.1109\/DDECS60919.2024.10508919"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/16\/22_22.20250329\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,30]],"date-time":"2025-08-30T04:00:10Z","timestamp":1756526410000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/16\/22_22.20250329\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,25]]},"references-count":30,"journal-issue":{"issue":"16","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250329","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8,25]]},"article-number":"22.20250329"}}