{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T18:45:09Z","timestamp":1769885109941,"version":"3.49.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"2","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,1,25]]},"DOI":"10.1587\/elex.22.20250422","type":"journal-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T22:07:52Z","timestamp":1755641272000},"page":"20250422-20250422","source":"Crossref","is-referenced-by-count":0,"title":["An RRAM compute-in-memory architecture for high energy-efficient processing of binary matrix-vector multiplication in cryptography"],"prefix":"10.1587","volume":"23","author":[{"given":"Hao","family":"Yue","sequence":"first","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yihao","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tianhang","family":"Liang","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiangrui","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Kong","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhelong","family":"Jiang","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhigang","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Gang","family":"Chen","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huaxiang","family":"Lu","sequence":"additional","affiliation":[{"name":"Institute of Semiconductors, Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D.J. Bernstein and T. Lange: \u201cPost-quantum cryptography,\u201d Nature <b>549<\/b> (2017) 7671 (DOI: 10.1038\/nature23461).","DOI":"10.1038\/nature23461"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] D. Joseph, <i>et al.<\/i>: \u201cTransitioning organizations to post-quantum cryptography,\u201d Nature <b>605<\/b> (2022) 7909 (DOI: 10.1038\/s41586-022-04623-2).","DOI":"10.1038\/s41586-022-04623-2"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Esser, <i>et al.<\/i>: \u201cLPN decoded,\u201d Annual International Cryptology Conference (2017) (DOI: 10.1007\/978-3-319-63715-0_17).","DOI":"10.1007\/978-3-319-63715-0_17"},{"key":"4","unstructured":"[4] R.J. McEliece: \u201cA public-key cryptosystem based on algebraic coding theory,\u201d Deep Space Network Progress Report (1978)."},{"key":"5","unstructured":"[5] NIST (2022) https:\/\/csrc.nist.gov\/news\/2022\/pqc-candidates-to-be-standardized-and-round-4."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Lanza, <i>et al.<\/i>: \u201cMemristive technologies for data storage, computation, encryption, and radio-frequency communication,\u201d Science <b>376<\/b> (2022) 6597 (DOI: 10.1126\/science.abj9979).","DOI":"10.1126\/science.abj9979"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] W.H. Chen, <i>et al.<\/i>: \u201cCMOS-integrated memristive non-volatile computing-in-memory for AI edge processors,\u201d Nature Electronics <b>2<\/b> (2019) 9 (DOI: 10.1038\/s41928-019-0288-0).","DOI":"10.1038\/s41928-019-0288-0"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H.S.P. Wong and S. Salahuddin: \u201cMemory leads the way to better computing,\u201d Nature Nanotechnology <b>10<\/b> (2015) 191 (DOI: 10.1038\/nnano.2015.29).","DOI":"10.1038\/nnano.2015.29"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C.X. Xue, <i>et al.<\/i>: \u201cEmbedded 1-Mb ReRAM-based computing-in-memory macro with multibit input and weight for CNN-based AI edge processors,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2019) 203 (DOI: 10.1109\/JSSC.2019.2951363).","DOI":"10.1109\/JSSC.2019.2951363"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J.M. Hung, <i>et al.<\/i>: \u201cA four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices,\u201d Nature Electronics <b>4<\/b> (2021) 921 (DOI: 10.1038\/s41928-021-00676-9).","DOI":"10.1038\/s41928-021-00676-9"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] G. Sassine, <i>et al.<\/i>: \u201cSub-pJ consumption and short latency time in RRAM arrays for high endurance applications,\u201d 2018 IEEE International Reliability Physics Symposium (IRPS) (2018) (DOI: 10.1109\/IRPS.2018.8353675).","DOI":"10.1109\/IRPS.2018.8353675"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R. Fackenthal, <i>et al.<\/i>: \u201c19.7 A 16\u2006Gb ReRAM with 200\u2006MB\/s write and 1\u2006GB\/s read in 27\u2006nm technology,\u201d 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC) (2014) (DOI: 10.1109\/ISSCC.2014.6757460).","DOI":"10.1109\/ISSCC.2014.6757460"},{"key":"13","unstructured":"[13] L. Wang, <i>et al.<\/i>: \u201cA 14\u2006nm 100\u2006Kb 2T1R transpose RRAM with &gt; 150X resistance ratio enhancement and 27.95% reduction on energy-latency product using low-power near threshold read operation and fast data-line current stabling scheme,\u201d 2021 Symposium on VLSI Technology (2021)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H.Y. Lee, <i>et al.<\/i>: \u201cLow-power and nanosecond switching in robust hafnium oxide resistive memory with a thin Ti cap,\u201d IEEE Electron Device Lett. <b>31<\/b> (2009) 44 (DOI: 10.1109\/LED.2009.2034670).","DOI":"10.1109\/LED.2009.2034670"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] S.D. Spetalnick, <i>et al.<\/i>: \u201cA 40\u2006nm 64\u2006kb 26.56\u2006tops\/w 2.37\u2006mb\/mm<sup>2<\/sup> RRAM binary\/compute-in-memory macro with 4.23x improvement in density and &gt; 75% use of sensing dynamic range,\u201d 2022 IEEE International Solid-State Circuits Conference (ISSCC) (2022) (DOI: 10.1109\/ISSCC42614.2022.9731725).","DOI":"10.1109\/ISSCC42614.2022.9731725"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] C.X. Xue, <i>et al.<\/i>: \u201c24.1 A 1\u2006Mb multibit ReRAM computing-in-memory macro with 14.6\u2006ns parallel MAC computing time for CNN based AI edge processors,\u201d 2019 IEEE International Solid-State Circuits Conference - (ISSCC) (2019) (DOI: 10.1109\/ISSCC.2019.8662395).","DOI":"10.1109\/ISSCC.2019.8662395"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Jeong, <i>et al.<\/i>: \u201cVariation-tolerant and low R-ratio compute-in-memory ReRAM macro with capacitive ternary MAC operation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 2845 (DOI: 10.1109\/TCSI.2022.3165352).","DOI":"10.1109\/TCSI.2022.3165352"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C.X. Xue, <i>et al.<\/i>: \u201c15.4 A 22\u2006nm 2\u2006Mb ReRAM compute-in-memory macro with 121-28\u2006TOPS\/W for multibit MAC computing for tiny AI edge devices,\u201d 2020 IEEE International Solid-State Circuits Conference - (ISSCC) (2020) (DOI: 10.1109\/ISSCC19947.2020.9063078).","DOI":"10.1109\/ISSCC19947.2020.9063078"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] S. Zhang, <i>et al.<\/i>: \u201cA robust 8-bit non-volatile computing-in-memory core for low-power parallel MAC operations,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 1867 (DOI: 10.1109\/TCSI.2020.2971642).","DOI":"10.1109\/TCSI.2020.2971642"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R. Arjona and I. Baturone: \u201cA post-quantum biometric template protection scheme based on learning parity with noise (LPN) commitments,\u201d IEEE Access <b>8<\/b> (2020) 182355 (DOI: 10.1109\/ACCESS.2020.3028703).","DOI":"10.1109\/ACCESS.2020.3028703"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] R. Arjona, <i>et al.<\/i>: \u201cPost-quantum biometric authentication based on homomorphic encryption and classic McEliece,\u201d Applied Sciences <b>13<\/b> (2023) 757 (DOI: 10.3390\/app13020757).","DOI":"10.3390\/app13020757"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] J.M. Hung, <i>et al.<\/i>: \u201cA four-megabit compute-in-memory macro with eight-bit precision based on CMOS and resistive random-access memory for AI edge devices,\u201d Nature Electronics <b>4<\/b> (2021) 921 (DOI: 10.1038\/s41928-021-00676-9).","DOI":"10.1038\/s41928-021-00676-9"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] W.H. Chen, <i>et al.<\/i>: \u201cA 65\u2006nm 1\u2006Mb nonvolatile computing-in-memory ReRAM macro with sub-16\u2006ns multiply-and-accumulate for binary DNN AI edge processors,\u201d 2018 IEEE International Solid-State Circuits Conference - (ISSCC) (2018) (DOI: 10.1109\/ISSCC.2018.8310400).","DOI":"10.1109\/ISSCC.2018.8310400"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L. Wang, <i>et al.<\/i>: \u201cEfficient and robust nonvolatile computing-in-memory based on voltage division in 2T2R RRAM with input-dependent sensing control,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 1640 (DOI: 10.1109\/TCSII.2021.3067385).","DOI":"10.1109\/TCSII.2021.3067385"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J.M. Correll, <i>et al.<\/i>: \u201cAn 8-bit 20.7\u2006TOPS\/W multi-level cell ReRAM-based compute engine,\u201d 2022 IEEE Symposium on VLSI Technology and Circuits (VLSI Technology and Circuits) (2022) (DOI: 10.1109\/VLSITechnologyandCir46769.2022.9830490).","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830490"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] G. Reynolds, <i>et al.<\/i>: \u201cAn integrated CMOS\/memristor bio-processor for re-configurable neural signal processing,\u201d 2023 IEEE Biomedical Circuits and Systems Conference (BioCAS) (2023) (DOI: 10.1109\/BioCAS58349.2023.10388703).","DOI":"10.1109\/BioCAS58349.2023.10388703"},{"key":"27","unstructured":"[27] Tsinghua University (2014) http:\/\/www.sigs.tsinghua.edu.cn\/labs\/vipl\/thu-fvfdt.html."},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Chahardori, <i>et al.<\/i>: \u201cA 4-bit, 1.6\u2006GS\/s low power flash ADC, based on offset calibration and segmentation,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2023) 2285 (DOI: 10.1109\/TCSI.2013.2246206).","DOI":"10.1109\/TCSI.2013.2246206"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H.J. Wu, <i>et al.<\/i>: \u201cA 1.2\u2006V 4\u2006bit 25\u2006dB SNDR flash ADC with configurable output for GNSS receiver,\u201d 2018 14th IEEE International Conference on Solid-State and Integrated Circuit Technology (ICSICT) (2018) (DOI: 10.1109\/ICSICT.2018.8564863).","DOI":"10.1109\/ICSICT.2018.8564863"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H.Y. Lee, <i>et al.<\/i>: \u201c500\u2006MS\/s 4-bit flash ADC with complementary architecture,\u201d Journal of Electromagnetic Engineering and Science <b>24<\/b> (2024) 98 (DOI: 10.26866\/jees.2024.1.r.209).","DOI":"10.26866\/jees.2024.1.r.209"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/2\/23_22.20250422\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,31]],"date-time":"2026-01-31T03:53:53Z","timestamp":1769831633000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/2\/23_22.20250422\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,25]]},"references-count":30,"journal-issue":{"issue":"2","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250422","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,25]]},"article-number":"22.20250422"}}