{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T04:43:22Z","timestamp":1760157802494,"version":"build-2065373602"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,10,10]]},"DOI":"10.1587\/elex.22.20250425","type":"journal-article","created":{"date-parts":[[2025,8,17]],"date-time":"2025-08-17T22:09:36Z","timestamp":1755468576000},"page":"20250425-20250425","source":"Crossref","is-referenced-by-count":0,"title":["Process variation impact on TFET-based leaky integrate-and-fire neurons and a novel lightweight PUF application in SNNs"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3486-0312","authenticated-orcid":false,"given":"Zhenhong","family":"Chen","sequence":"first","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6940-9339","authenticated-orcid":false,"given":"Hao","family":"Ye","sequence":"additional","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1461-3719","authenticated-orcid":false,"given":"Pengjun","family":"Wang","sequence":"additional","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7010-8832","authenticated-orcid":false,"given":"Yijian","family":"Shi","sequence":"additional","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8598-6934","authenticated-orcid":false,"given":"Bo","family":"Chen","sequence":"additional","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9133-8282","authenticated-orcid":false,"given":"Gang","family":"Li","sequence":"additional","affiliation":[{"name":"College of Electrical and Electronic Engineering, Wenzhou University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] S. Dutta, <i>et al.<\/i>: \u201cLeaky integrate and fire neuron by charge-discharge dynamics in floating-body MOSFET,\u201d Sci. Rep. <b>7<\/b> (2017) 1 (DOI: 10.1038\/s41598-017-07418-y).","DOI":"10.1038\/s41598-017-07418-y"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Q. Wang, <i>et al.<\/i>: \u201cSynaptic transistor with multiple biological functions based on metal-organic frameworks combined with the LIF model of a spiking neural network to recognize temporal information,\u201d Microsystems &amp; Nanoengineering <b>9<\/b> (2023) 96 (DOI: 10.1038\/s41378-023-00566-4).","DOI":"10.1038\/s41378-023-00566-4"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] K.U. Mohanan, <i>et al.<\/i>: \u201cOptimization of leaky integrate-and-fire neuron circuits based on nanoporous graphene memristors,\u201d IEEE J. Electron Devices Soc. <b>12<\/b> (2024) 88 (DOI: 10.1109\/JEDS.2024.3352827).","DOI":"10.1109\/JEDS.2024.3352827"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M.A. Khanday, <i>et al.<\/i>: \u201cSingle germanium MOSFET-based low energy and controllable leaky integrate-and-fire neuron for spiking neural networks,\u201d IEEE Trans. Electron Devices <b>69<\/b> (2022) 4265 (DOI: 10.1109\/TED.2022.3186274).","DOI":"10.1109\/TED.2022.3186274"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M.A. Khanday, <i>et al.<\/i>: \u201cExploiting steep sub-threshold swing of tunnel FET for energy-efficient leaky integrate-and-fire neuron model,\u201d IEEE Trans. Nanotechnol. <b>22<\/b> (2023) 430 (DOI: 10.1109\/TNANO.2023.3296557).","DOI":"10.1109\/TNANO.2023.3296557"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Priyanka, <i>et al.<\/i>: \u201cDopingless-TFET leaky-integrated-fire (LIF) neuron for high-speed energy efficient applications,\u201d IEEE Trans. Nanotechnol. <b>21<\/b> (2022) 110 (DOI: 10.1109\/TNANO.2022.3151241).","DOI":"10.1109\/TNANO.2022.3151241"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Li and P. Wang: \u201cDesign of a novel self-test-on-chip interface ASIC for capacitive accelerometers,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 2834 (DOI: 10.1109\/tcsi.2023.3268625).","DOI":"10.1109\/TCSI.2023.3268625"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. He, <i>et al.<\/i>: \u201cHighly reliable RS-PUF based on reconfigurable gas sensor array,\u201d IEEE Sensors J. <b>24<\/b> (2024) 16875 (DOI: 10.1109\/jsen.2024.3375872).","DOI":"10.1109\/JSEN.2024.3375872"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] X. Zhang, <i>et al.<\/i>: \u201cDesign of gas sensors-based PUF for Internet of Things security,\u201d IEEE Sensors J. <b>25<\/b> (2025) 11307 (DOI: 10.1109\/jsen.2025.3540015).","DOI":"10.1109\/JSEN.2025.3540015"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Yang, <i>et al.<\/i>: \u201cHigh-precision readout circuits for portable biosensor devices\u2006\u2014\u2006a review of IA,\u201d IEEE Sensors J. <b>25<\/b> (2025) 9233 (DOI: 10.1109\/jsen.2025.3536079).","DOI":"10.1109\/JSEN.2025.3536079"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H. Yang, <i>et al.<\/i>: \u201cPiezoelectric energy harvesting interface circuit for small area and low power consumption\u2006\u2014\u2006A review,\u201d Measurement <b>242<\/b> (2025) 116051 (DOI: 10.1016\/j.measurement.2024.116051).","DOI":"10.1016\/j.measurement.2024.116051"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] R. Chen, <i>et al.<\/i>: \u201cA stepped gate oxide structure for suppressing gate-induced drain leakage in fully depleted germanium-on-insulator multi-subchannel tunneling field-effect transistors,\u201d Micromachines <b>16<\/b> (2025) 375 (DOI: 10.3390\/mi16040375).","DOI":"10.3390\/mi16040375"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] V. Venceslai, <i>et al.<\/i>: \u201cNeuroAttack: undermining spiking neural networks security through externally triggered bit-flips,\u201d 2020 Int. Joint Conf. on Neural Networks (IJCNN) (2020) (DOI: 10.1109\/IJCNN48605.2020.9207351).","DOI":"10.1109\/IJCNN48605.2020.9207351"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Marchisio, <i>et al.<\/i>: \u201cIs spiking secure? A comparative study on the security vulnerabilities of spiking and deep neural networks,\u201d 2020 Int. Joint Conf. on Neural Networks (IJCNN) (2020) (DOI: 10.1109\/IJCNN48605.2020.9207297).","DOI":"10.1109\/IJCNN48605.2020.9207297"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R.G. Debnath and S. Baishya: \u201cVariability analysis of the epitaxial layer TFET due to gate work function variation, random dopant fluctuation, and oxide thickness fluctuation using the statistical impedance field method,\u201d Semicond. Sci. Technol. <b>37<\/b> (2022) 065005 (DOI: 10.1088\/1361-6641\/ac65a8).","DOI":"10.1088\/1361-6641\/ac65a8"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] L. Ni, <i>et al.<\/i>: \u201cSI PUF: An SRAM and inverter-based PUF with a bit error rate of 0.0053% and 0.073\/0.042\u2006pJ\/bit,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 2339 (DOI: 10.1109\/tcsii.2023.3339296).","DOI":"10.1109\/TCSII.2023.3339296"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] X. Li, <i>et al.<\/i>: \u201cDesign of interface circuits and lightweight PUF for TMR sensors,\u201d IEEE Sensors J. <b>23<\/b> (2023) 11754 (DOI: 10.1109\/jsen.2023.3266816).","DOI":"10.1109\/JSEN.2023.3266816"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Rajan, <i>et al.<\/i>: \u201cImplementation of physical unclonable functions using hetero junction based GAA TFET,\u201d Superlattices Microstruct. <b>126<\/b> (2019) 72 (DOI: 10.1016\/j.spmi.2018.12.010).","DOI":"10.1016\/j.spmi.2018.12.010"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] D. Gracia, <i>et al.<\/i>: \u201cInvestigation of Ge based double gate dual metal tunnel FET novel architecture using various hetero dielectric materials,\u201d Superlattices Microstruct. <b>109<\/b> (2017) 154 (DOI: 10.1016\/j.spmi.2017.04.045).","DOI":"10.1016\/j.spmi.2017.04.045"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Lee, <i>et al.<\/i>: \u201cStudy of random variation in germanium-source vertical tunnel FET,\u201d IEEE Trans. Electron Devices <b>63<\/b> (2016) 1827 (DOI: 10.1109\/TED.2016.2539209).","DOI":"10.1109\/TED.2016.2539209"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] D.B. Abdi and M.J. Kumar: \u201cControlling ambipolar current in tunneling FETs using overlapping gate-on-drain,\u201d IEEE J. Electron Devices Soc. <b>2<\/b> (2014) 187 (DOI: 10.1109\/JEDS.2014.2327626).","DOI":"10.1109\/JEDS.2014.2327626"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] F. Bashir, <i>et al.<\/i>: \u201cA single Schottky barrier MOSFET-based leaky integrate and fire neuron for neuromorphic computing,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 4018 (DOI: 10.1109\/TCSII.2023.3286810).","DOI":"10.1109\/TCSII.2023.3286810"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] F. Bashir, <i>et al.<\/i>: \u201cUtilizing forward characteristics of pocket doped SiGe tunnel FET for designing LIF neuron model,\u201d Silicon <b>16<\/b> (2024) 4471 (DOI: 10.1007\/s12633-024-03016-6).","DOI":"10.1007\/s12633-024-03016-6"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S.-G. Jung and H.-Y. Yu: \u201cImpact of random dopant fluctuation on n-type Ge junctionless finfets with metal-interlayer-semiconductor source\/drain contact structure,\u201d IEEE J. Electron Devices Soc. <b>7<\/b> (2019) 1119 (DOI: 10.1109\/JEDS.2019.2949566).","DOI":"10.1109\/JEDS.2019.2949566"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Maurya, <i>et al.<\/i>: \u201cInvestigation of source region\u2019s random doping fluctuation effects on analog and RF performance in all-Si DG-TFET,\u201d IEEE Trans. Electron Devices <b>69<\/b> (2022) 5330 (DOI: 10.1109\/TED.2022.3193992).","DOI":"10.1109\/TED.2022.3193992"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H.-W. Cheng, <i>et al.<\/i>: \u201cRandom work function variation induced threshold voltage fluctuation in 16-nm bulk FinFET devices with high-k-metal-gate material,\u201d Proc. 14th Int. Workshop Comput. Electronics (2010) (DOI: 10.1109\/iwce.2010.5677948).","DOI":"10.1109\/IWCE.2010.5677948"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Rawat, <i>et al.<\/i>: \u201cExperimental validation of process-induced variability aware SPICE simulation platform for sub-20\u2006nm FinFET technologies,\u201d IEEE Trans. Electron Devices <b>68<\/b> (2021) 976 (DOI: 10.1109\/ted.2021.3053185).","DOI":"10.1109\/TED.2021.3053185"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] N. Damrongplasit, <i>et al.<\/i>: \u201cImpact of gate line-edge roughness (LER) versus random dopant fluctuations (RDF) on germanium-source tunnel FET performance,\u201d IEEE Trans. Nanotechnol. <b>12<\/b> (2013) 1061 (DOI: 10.1109\/TNANO.2013.2278153).","DOI":"10.1109\/TNANO.2013.2278153"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] C.-W. Hsu, <i>et al.<\/i>: \u201cInvestigation and simulation of work-function variation for III-V broken-gap heterojunction tunnel FET,\u201d IEEE J. Electron Devices Soc. <b>3<\/b> (2015) 194 (DOI: 10.1109\/JEDS.2015.2408356).","DOI":"10.1109\/JEDS.2015.2408356"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] C.-H. Hwang, <i>et al.<\/i>: \u201cStatistical analysis of metal gate workfunction variability, process variation, and random dopant fluctuation in nano-CMOS circuits,\u201d 2009 Int. Conf. on Simulation of Semiconductor Processes and Devices (SISPAD) (2009) (DOI: 10.1109\/SISPAD.2009.5290239).","DOI":"10.1109\/SISPAD.2009.5290239"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Z. Chen, <i>et al.<\/i>: \u201cPUF-CIM: SRAM-based compute-in-memory with zero bit-error-rate physical unclonable function for lightweight secure edge computing,\u201d IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst. <b>31<\/b> (2023) 1234 (DOI: 10.1109\/TVLSI.2023.3277517).","DOI":"10.1109\/TVLSI.2023.3277517"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/19\/22_22.20250425\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T04:15:47Z","timestamp":1760156147000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/19\/22_22.20250425\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,10]]},"references-count":31,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250425","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,10,10]]},"article-number":"22.20250425"}}