{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,7]],"date-time":"2026-05-07T15:12:27Z","timestamp":1778166747304,"version":"3.51.4"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,1,10]]},"DOI":"10.1587\/elex.22.20250431","type":"journal-article","created":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T22:08:22Z","timestamp":1760998102000},"page":"20250431-20250431","source":"Crossref","is-referenced-by-count":1,"title":["Low-power non-redundant transition sense amplifier based flip-flops with conditional pre-charge and completion detection"],"prefix":"10.1587","volume":"23","author":[{"given":"Xuelong","family":"Zhao","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhi","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jiliang","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Linnan","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ye","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huidong","family":"Zhao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] V. Stojanovic and V.G. Oklobdzija: \u201cComparative analysis of master-slave latches and flip-flops for high-performance and low-power systems,\u201d IEEE J. Solid-State Circuits <b>34<\/b> (1999) 536 (DOI: 10.1109\/4.753687).","DOI":"10.1109\/4.753687"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] M. Alioto, <i>et al<\/i>.: \u201cVariations in nanometer CMOS flip-flops: part I\u2006\u2014\u2006impact of process variations on timing,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 2035 (DOI: 10.1109\/TCSI.2014.2366811).","DOI":"10.1109\/TCSI.2014.2366811"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] C. Giacomotto, <i>et al<\/i>.: \u201cThe effect of the system specification on the optimal selection of clocked storage elements,\u201d IEEE J. Solid-State Circuits <b>42<\/b> (2007) 1392 (DOI: 10.1109\/JSSC.2007.896516).","DOI":"10.1109\/JSSC.2007.896516"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J.L. Shin, <i>et al.<\/i>: \u201cThe next-generation 64b SPARC core in a T4 SoC processor,\u201d 2012 IEEE International Solid-State Circuits Conference (2012) 60 (DOI: 10.1109\/ISSCC.2012.6176878).","DOI":"10.1109\/ISSCC.2012.6176878"},{"key":"5","unstructured":"[5] A.P. Chandrakasan, <i>et al<\/i>.: \u201cLow-power CMOS digital design,\u201d IEICE Trans. Electron. <b>E75-C<\/b> (1992) 371."},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] D. Pan, <i>et al<\/i>.: \u201cA highly efficient conditional feedthrough pulsed flip-flop for high-speed applications,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>28<\/b> (2020) 243 (DOI: 10.1109\/TVLSI.2019.2934899).","DOI":"10.1109\/TVLSI.2019.2934899"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Wang and A. Chandrakasan: \u201cA 180\u2006mV FFT processor using subthreshold circuit techniques,\u201d 2004 IEEE International Solid-State Circuits Conference (2004) 292 (DOI: 10.1109\/ISSCC.2004.1332709).","DOI":"10.1109\/ISSCC.2004.1332709"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] H. McIntyre, <i>et al.<\/i>: \u201cDesign of the two-core x86-64 AMD \u201cBulldozer\u201d module in 32\u2006nm SOI CMOS,\u201d IEEE J. Solid-State Circuits (2012) 164 (DOI: 10.1109\/JSSC.2011.2167823).","DOI":"10.1109\/JSSC.2011.2167823"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] F. Stas and D. Bol: \u201cA 0.4-V 0.66-fJ\/cycle retentive true-single-phaseclock 18T flip-flop in 28-nm fully-depleted SOI CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 935 (DOI: 10.1109\/TCSI.2017.2763423).","DOI":"10.1109\/TCSI.2017.2763423"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] A.K. Mishra, <i>et al<\/i>.: \u201cA partially static high frequency 18T hybrid topological flip-flop design for low power application,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 1592 (DOI: 10.1109\/TCSII.2021.3107684).","DOI":"10.1109\/TCSII.2021.3107684"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] G. Shin, <i>et al<\/i>.: \u201cA differential flip-flop with static contention-free characteristics in 28\u2006nm for low-voltage, low-power applications,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1496 (DOI: 10.1109\/JSSC.2022.3219091).","DOI":"10.1109\/JSSC.2022.3219091"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] V.L. Le, <i>et al<\/i>.: \u201cA 0.4-V, 0.138-fJ\/cycle single-phase-clocking redundant-transition-free 24T flip-flop with change-sensing scheme in 40-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 2806 (DOI: 10.1109\/JSSC.2018.2863946).","DOI":"10.1109\/JSSC.2018.2863946"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Cai, <i>et al<\/i>.: \u201cUltra-low power 18-transistor fully static contention-free single-phase clocked flip-flop in 65-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 550 (DOI: 10.1109\/JSSC.2018.2875089).","DOI":"10.1109\/JSSC.2018.2875089"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] K. Kang and W. Jung: \u201cA redundant-transition-free and contention-free change-sensing flip-flop,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 2559 (DOI: 10.1109\/TCSII.2024.3377714).","DOI":"10.1109\/TCSII.2024.3377714"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Montanaro, <i>et al.<\/i>: \u201cA 160-MHz, 32-b, 0.5-W CMOS RISC microprocessor,\u201d IEEE J. Solid-State Circuits <b>31<\/b> (1996) 1703 (DOI: 10.1109\/JSSC.1996.542315).","DOI":"10.1109\/JSSC.1996.542315"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] B. Nikolic, <i>et al<\/i>.: \u201cImproved sense-amplifier-based flip-flop: design and measurements,\u201d IEEE J. Solid-State Circuits <b>35<\/b> (2000) 876 (DOI: 10.1109\/4.845191).","DOI":"10.1109\/4.845191"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J.-C. Kim, <i>et al<\/i>.: \u201cCMOS sense amplifier-based flip-flop with two N-C<sup>2<\/sup>MOS output latches,\u201d Electron. Lett. <b>36<\/b> (2000) 498 (DOI: 10.1049\/el:20000409).","DOI":"10.1049\/el:20000409"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] A.G.M. Strollo, <i>et al<\/i>.: \u201cA novel high-speed sense-amplifier-based flip-flop,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 1266 (DOI: 10.1109\/TVLSI.2005.859586).","DOI":"10.1109\/TVLSI.2005.859586"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] J.-F. Lin, <i>et al<\/i>.: \u201cSingle-ended structure sense-amplifier based flip-flop for low-power systems,\u201d Electron. Lett. <b>51<\/b> (2015) 20 (DOI: 10.1049\/el.2014.3922).","DOI":"10.1049\/el.2014.3922"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Pandey, <i>et al<\/i>.: \u201cA sense-amplifier based flip-flop with symmetric latch design,\u201d 2019 Women Institute of Technology Conference on Electrical and Computer Engineering (WITCON ECE) (2019) 196 (DOI: 10.1109\/WITCONECE48374.2019.9092898).","DOI":"10.1109\/WITCONECE48374.2019.9092898"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H. You, <i>et al<\/i>.: \u201cA low-power high-speed sense-amplifier-based flip-flop in 55\u2006nm MTCMOS,\u201d Electronics <b>9<\/b> (2020) 802 (DOI: 10.3390\/electronics9050802).","DOI":"10.3390\/electronics9050802"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] S. Kumari, <i>et al<\/i>.: \u201cAnalysis and implementation of a low power sense amplifier based flip flop with symmetric latch design,\u201d 2022 IEEE 3rd Global Conference for Advancement in Technology (GCAT) (2022) 1 (DOI: 10.1109\/GCAT55367.2022.9972071).","DOI":"10.1109\/GCAT55367.2022.9972071"},{"key":"23","unstructured":"[23] O.A. Shah, <i>et al<\/i>.: \u201cImproved sense amplifier based flip flop design for low power and high data activity circuits,\u201d Journal of Applied Science and Engineering <b>26<\/b> (2022) 1045 (DOI: 10.6180\/jase.202307_26(7).0015)."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] Z. Haifeng, <i>et al<\/i>.: \u201cA high-speed and fully symmetric time-to-digital converter with picosecond resolution,\u201d 2022 10th International Symposium on Next-Generation Electronics (ISNE) (2023) 1 (DOI: 10.1109\/ISNE56211.2023.10221658).","DOI":"10.1109\/ISNE56211.2023.10221658"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Yuan, <i>et al<\/i>.: \u201cA novel high-speed low-power sense-amplifier-based flip-flop for digital circuits application,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230446 (DOI: 10.1587\/elex.20.20230446).","DOI":"10.1587\/elex.20.20230446"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M.A. Khan, <i>et al<\/i>.: \u201cA high-speed sense amplifier based flip flop with a single ended latch design and low voltage operating capabilities,\u201d 2023 3rd International Conference on Smart Generation Computing, Communication and Networking (SMART GENCON) (2023) 1 (DOI: 10.1109\/SMARTGENCON60755.2023.10442328).","DOI":"10.1109\/SMARTGENCON60755.2023.10442328"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] H. Jeong, <i>et al<\/i>.: \u201cSense-amplifier-based flip-flop with transition completion detection for low-voltage operation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 609 (DOI: 10.1109\/TVLSI.2017.2777788).","DOI":"10.1109\/TVLSI.2017.2777788"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] B. Joo and B.-S. Kong: \u201cLow-power high-speed sense-amplifier-based flip-flops with conditional bridging,\u201d IEEE Access <b>11<\/b> (2023) 121835 (DOI: 10.1109\/ACCESS.2023.3328563).","DOI":"10.1109\/ACCESS.2023.3328563"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] N. Kawai, <i>et al<\/i>.: \u201cA fully static topologically-compressed 21-transistor flip-flop with 75% power saving,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 2526 (DOI: 10.1109\/JSSC.2014.2332532).","DOI":"10.1109\/JSSC.2014.2332532"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Ko, <i>et al<\/i>.: \u201cA low-power fully-static contention-free flip-flop with reduced clock load,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>72<\/b> (2025) 419 (DOI: 10.1109\/TCSII.2024.3499347).","DOI":"10.1109\/TCSII.2024.3499347"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/1\/23_22.20250431\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:29:22Z","timestamp":1768015762000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/1\/23_22.20250431\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,10]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250431","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,10]]},"article-number":"22.20250431"}}