{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T04:42:36Z","timestamp":1760157756900,"version":"build-2065373602"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,10,10]]},"DOI":"10.1587\/elex.22.20250435","type":"journal-article","created":{"date-parts":[[2025,8,19]],"date-time":"2025-08-19T22:07:51Z","timestamp":1755641271000},"page":"20250435-20250435","source":"Crossref","is-referenced-by-count":0,"title":["LEPA: Latency estimation-based page allocation for improving SSD performance"],"prefix":"10.1587","volume":"22","author":[{"given":"Wentian","family":"Wu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Qianhui","family":"Li","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Tong","family":"Qu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}]},{"given":"Zongliang","family":"Huo","sequence":"additional","affiliation":[{"name":"Yangtze Memory Technologies Co., Ltd."}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] X. Yu, <i>et al.<\/i>: \u201cDMMC: a polar code construction method for improving performance in TLC NAND flash,\u201d IEEE Embedded Syst. Lett. <b>16<\/b> (2024) 146 (DOI: 10.1109\/LES.2023.3270727).","DOI":"10.1109\/LES.2023.3270727"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Zhou, <i>et al.<\/i>: \u201cThe static allocation is not a static: optimizing SSD address allocation through boosting static policy,\u201d IEEE Trans. Parallel Distrib. Syst. <b>35<\/b> (2024) 1373 (DOI: 10.1109\/TPDS.2024.3407367).","DOI":"10.1109\/TPDS.2024.3407367"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] F. Chen, <i>et al.<\/i>: \u201cEssential roles of exploiting internal parallelism of flash memory based solid state drives in high-speed data processing,\u201d IEEE Int. Symp. High Perform. Comput. Archit. (2011) 266 (DOI: 10.1109\/HPCA.2011.5749735).","DOI":"10.1109\/HPCA.2011.5749735"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] C. Sun, <i>et al<\/i>.: \u201cSEA-SSD: a storage engine assisted SSD with application-coupled simulation platform,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 120 (DOI: 10.1109\/TCSI.2014.2343571).","DOI":"10.1109\/TCSI.2014.2343571"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Y. Hu, <i>et al.<\/i>: \u201cExploring and exploiting the multilevel parallelism inside SSDs for improved performance and endurance,\u201d IEEE Trans. Comput. <b>62<\/b> (2013) 1141 (DOI: 10.1109\/TC.2012.60).","DOI":"10.1109\/TC.2012.60"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M. Jung: \u201cExploring parallel data access methods in emerging non-volatile memory systems,\u201d IEEE Trans. Parallel Distrib. Syst. <b>28<\/b> (2017) 746 (DOI: 10.1109\/TPDS.2016.2588491).","DOI":"10.1109\/TPDS.2016.2588491"},{"key":"7","unstructured":"[7] M. Jung: \u201cAn evaluation of different page allocation strategies on high-speed SSDs,\u201d HotChips (2014) (DOI: 10.1109\/HOTCHIPS.2014.7478821)."},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] A. Tavakkol, <i>et al.<\/i>: \u201cPerformance evaluation of dynamic page allocation strategies in SSDs,\u201d ACM Trans. Model. Perform. Eval. Comput. Syst. <b>1<\/b> (2016) 1 (DOI: 10.1145\/2829974).","DOI":"10.1145\/2829974"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S.S. Hahn, <i>et al<\/i>.: \u201cSOS: Software-based out-of-order scheduling for high-performance NAND flash-based SSD,\u201d 2013 IEEE 29th Symposium on Mass Storage Systems and Technologies (MSST) (2013) 1 (DOI: 10.1109\/MSST.2013.6558433).","DOI":"10.1109\/MSST.2013.6558433"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] H. Sun, <i>et al.<\/i>: \u201cHIPA: A hybrid load balancing method in SSDs for improved parallelism performance,\u201d Journal of Systems Architecture <b>131<\/b> (2022) 102705 (DOI: 10.1016\/j.sysarc.2022.102705).","DOI":"10.1016\/j.sysarc.2022.102705"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C. Gao, <i>et al.<\/i>: \u201cBoosting the performance of SSDs via fully exploiting the plane level parallelism,\u201d IEEE Trans. Parallel Distrib. Syst. <b>31<\/b> (2020) 2185 (DOI: 10.1109\/TPDS.2020.2987894).","DOI":"10.1109\/TPDS.2020.2987894"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] L. Heineck and J. Liu: \u201c3D NAND flash status and trends,\u201d 2022 IEEE International Memory Workshop (IMW) (2022) 229 (DOI: 10.1109\/IMW52921.2022.9779282).","DOI":"10.1109\/IMW52921.2022.9779282"},{"key":"13","unstructured":"[13] T. Higuchi, <i>et al.<\/i>: \u201c30.4 A 1\u2006Tb 3b\/Cell 3D-flash memory in a 170+ word-line-layer technology,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) <b>64<\/b> (2021) 428 (DOI: 10.1109\/ISSCC42613.2021.9366003)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] T. Pekny, <i>et al.<\/i>: \u201cA 1-Tb density 4b\/Cell 3D-NAND flash on 176-tier technology with 4-independent planes for read using CMOS-under-the-array,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) <b>65<\/b> (2022) 1 (DOI: 10.1109\/ISSCC42614.2022.9731691).","DOI":"10.1109\/ISSCC42614.2022.9731691"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] K. Kawai, <i>et al.<\/i>: \u201c13.7 A 1\u2006Tb density 3b\/cell 3D-NAND flash on a 2YY-tier technology with a 300\u2006MB\/s write throughput,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) <b>67<\/b> (2024) 244 (DOI: 10.1109\/ISSCC49657.2024.10454296).","DOI":"10.1109\/ISSCC49657.2024.10454296"},{"key":"16","unstructured":"[16] J. Guo: U.S. Patent 11901034 (2021)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] M. Jung and M.T. Kandemir: \u201cSprinkler: maximizing resource utilization in many-chip solid state disks,\u201d 2014 IEEE 20th HPCA (2014) 524 (DOI: 10.1109\/HPCA.2014.6835961).","DOI":"10.1109\/HPCA.2014.6835961"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Kwak, <i>et al.<\/i>: \u201cCosmos+ OpenSSD: rapid prototype for flash storage systems,\u201d ACM Trans. Storage <b>16<\/b> (2020) 1 (DOI: 10.1145\/3385073).","DOI":"10.1145\/3385073"},{"key":"19","unstructured":"[19] J. Mazzie: \u201cAnalyzing workloads using storage as memory replacement,\u201d Flash Memory Summit 2024 (2024)."},{"key":"20","unstructured":"[20] A. Stryker: \u201cAI Data Pipeline,\u201d Flash Memory Summit 2024 (2024)."},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] H. Huh, <i>et al.<\/i>: \u201c13.2 A 1\u2006Tb 4b\/cell 96-Stacked-WL 3D NAND flash memory with 30\u2006MB\/s program throughput using peripheral circuit under memory cell array technique,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) (2020) 220 (DOI: 10.1109\/ISSCC19947.2020.9063117).","DOI":"10.1109\/ISSCC19947.2020.9063117"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Z. Huo, <i>et al<\/i>.: \u201cUnleash scaling potential of 3D NAND with innovative Xtacking\u00ae architecture,\u201d 2022 IEEE Symp. VLSI Technol. Circuits (2022) 254 (DOI: 10.1109\/VLSITechnologyandCir46769.2022.9830285).","DOI":"10.1109\/VLSITechnologyandCir46769.2022.9830285"},{"key":"23","unstructured":"[23] N. Shibata, <i>et al.<\/i>: \u201c13.1 A 1.33\u2006Tb 4-bit\/cell 3D-flash memory on a 96-word-line-layer technology,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) (2019) 210 (DOI: 10.1109\/ISSCC.2019.8662443)."},{"key":"24","unstructured":"[24] D. Kang, <i>et al.<\/i>: \u201c13.4 A 512\u2006Gb 3-bit\/cell 3D 6th-generation V-NAND flash memory with 82\u2006MB\/s write throughput and 1.2\u2006Gb\/s interface,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) (2019) 216 (DOI: 10.1109\/ISSCC.2019.8662493)."},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] B. Kim, <i>et al.<\/i>: \u201c28.2 A High-performance 1\u2006Tb 3b\/cell 3D-NAND flash with a 194\u2006MB\/s write throughput on over 300 layers,\u201d IEEE Int. Solid-State Circuits Conf. (ISSCC) (2023) 27 (DOI: 10.1109\/ISSCC42615.2023.10067666).","DOI":"10.1109\/ISSCC42615.2023.10067666"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Hong, <i>et al.<\/i>: \u201cICS: interrupt-based channel sneaking for maximally exploiting die-level parallelism of NAND flash-based storage devices,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>26<\/b> (2018) 1802 (DOI: 10.1109\/TVLSI.2018.2824818).","DOI":"10.1109\/TVLSI.2018.2824818"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] R. Stoica, <i>et al.<\/i>: \u201cUnderstanding the design trade-offs of hybrid flash controllers,\u201d IEEE 27th Int. Symp. Modeling Anal. Simul. Comput. Telecommun. Syst. (MASCOTS) (2019) 152 (DOI: 10.1109\/MASCOTS.2019.00025).","DOI":"10.1109\/MASCOTS.2019.00025"},{"key":"28","unstructured":"[28] A. Tavakkol, <i>et al.<\/i>: \u201cMQSim: a framework for enabling realistic studies of modern multi-queue SSD devices,\u201d 16th USENIX Conference on File and Storage Technologies (FAST 18) (2018) 49."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Li, <i>et al.<\/i>: \u201cAn in-depth analysis of cloud block storage workloads in large-scale production,\u201d 2020 IEEE Int. Symp. Workload Characterization (IISWC) (2020) 37 (DOI: 10.1109\/IISWC50251.2020.00013).","DOI":"10.1109\/IISWC50251.2020.00013"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] Y. Li, <i>et al.<\/i>: \u201cStochastic modeling and optimization of garbage collection algorithms in solid-state drive systems,\u201d Queueing Syst. <b>77<\/b> (2014) 115 (DOI: 10.1007\/s11134-014-9405-y).","DOI":"10.1007\/s11134-014-9405-y"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] C. Gao, <i>et al.<\/i>: \u201cExploiting parallelism for access conflict minimization in flash-based solid state drives,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>37<\/b> (2018) 168 (DOI: 10.1109\/TCAD.2017.2693281).","DOI":"10.1109\/TCAD.2017.2693281"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/19\/22_22.20250435\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T04:16:12Z","timestamp":1760156172000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/19\/22_22.20250435\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,10]]},"references-count":31,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250435","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,10,10]]},"article-number":"22.20250435"}}