{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T04:43:36Z","timestamp":1760157816590,"version":"build-2065373602"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"19","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,10,10]]},"DOI":"10.1587\/elex.22.20250447","type":"journal-article","created":{"date-parts":[[2025,8,17]],"date-time":"2025-08-17T22:09:36Z","timestamp":1755468576000},"page":"20250447-20250447","source":"Crossref","is-referenced-by-count":0,"title":["Research and optimization of transistor-level anti-aging for low power single-transistor-clocked dual-edge-triggered flip flop"],"prefix":"10.1587","volume":"22","author":[{"given":"Xiaolong","family":"Zhao","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University"}]},{"given":"Yongbo","family":"Cai","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}]},{"given":"Meng","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}]},{"given":"Qingqing","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"},{"name":"National Integrated Circuit Innovation Center"}]},{"given":"Hao","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"},{"name":"National Integrated Circuit Innovation Center"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] A.G.M. Strollo, <i>et al<\/i>.: \u201cAnalysis of power dissipation in double edge-triggered flip-flops,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>8<\/b> (2000) 624 (DOI: 10.1109\/92.894168).","DOI":"10.1109\/92.894168"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Nedovic, <i>et al<\/i>.: \u201cDual-edge triggered storage elements and clocking strategy for low-power systems,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>13<\/b> (2005) 577 (DOI: 10.1109\/TVLSI.2005.844302).","DOI":"10.1109\/TVLSI.2005.844302"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] T. Singh, <i>et al<\/i>.: \u201cZen: an energy-efficient high-performance \u00d7 86 core,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2017) 102 (DOI: 10.1109\/JSSC.2017.2752839).","DOI":"10.1109\/JSSC.2017.2752839"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Lee, <i>et al<\/i>.: \u201cA fully static true-single-phase-clocked dual-edge-triggered flip-flop for near-threshold voltage operation in IoT applications,\u201d IEEE Access <b>8<\/b> (2020) 40232 (DOI: 10.1109\/ACCESS.2020.2976773).","DOI":"10.1109\/ACCESS.2020.2976773"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] A. Bonetti, <i>et al<\/i>.: \u201cAn overlap-contention free true-single-phase clock dual-edge-triggered flip-flop,\u201d 2015 IEEE International Symposium on Circuits and Systems (ISCAS) (2015) (DOI: 10.1109\/ISCAS.2015.7169017).","DOI":"10.1109\/ISCAS.2015.7169017"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] R. Hossain, <i>et al<\/i>.: \u201cLow power design using double edge triggered flip-flops,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>2<\/b> (1994) 261 (DOI: 10.1109\/92.285754).","DOI":"10.1109\/92.285754"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Z. Wang, <i>et al<\/i>.: \u201cLow-power redundant-transition-free TSPC dual-edge-triggering flip-flop using single-transistor-clocked buffer,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>31<\/b> (2023) 706 (DOI: 10.1109\/TVLSI.2023.3251286).","DOI":"10.1109\/TVLSI.2023.3251286"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] J. Kodethoor, <i>et al<\/i>.: \u201cA new single phase latch-mux based dual-edge-triggering flip-flop for low power applications,\u201d 2023 IEEE 15th International Conference on Computational Intelligence and Communication Networks (CICN) (2023) (DOI: 10.1109\/CICN59264.2023.10402149).","DOI":"10.1109\/CICN59264.2023.10402149"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] D.K. Schroder, <i>et al<\/i>.: \u201cNegative bias temperature instability: Road to cross in deep submicron silicon semiconductor manufacturing,\u201d Journal of Applied Physics <b>94<\/b> (2003) 1 (DOI: 10.1063\/1.1567461).","DOI":"10.1063\/1.1567461"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Mahapatra and U. Sharma: \u201cA review of hot carrier degradation in n-channel MOSFETs\u2006\u2014\u2006Part II: Technology scaling,\u201d IEEE Trans. Electron Devices <b>67<\/b> (2020) 2672 (DOI: 10.1109\/TED.2020.2994301).","DOI":"10.1109\/TED.2020.2994301"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Ding, <i>et al<\/i>.: \u201cRe-examination of hot carrier degradation mechanism in ultra-scaled nFinFETs,\u201d IEEE Electron Device Lett. <b>43<\/b> (2022) 1802 (DOI: 10.1109\/LED.2022.3204429).","DOI":"10.1109\/LED.2022.3204429"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J.H. Stathis and S. Zafar: \u201cThe negative bias temperature instability in MOS devices: A review,\u201d Microelectronics Reliability <b>46<\/b> (2006) 270 (DOI: 10.1016\/j.microrel.2005.08.001).","DOI":"10.1016\/j.microrel.2005.08.001"},{"key":"13","unstructured":"[13] E.J. Hwang, <i>et al<\/i>.: \u201cImproving the process variation tolerability of flip-flops for UDSM circuit design,\u201d 2010 11th International Symposium on Quality Electronic Design (ISQED) (2010) (DOI: 10.1109\/ISQED.2010.5450488)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A.K. Mishra, <i>et al<\/i>.: \u201cA partially static high frequency 18t hybrid topological flip-flop design for low power application,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2021) 1592 (DOI: 10.1109\/TCSII.2021.3107684).","DOI":"10.1109\/TCSII.2021.3107684"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] M. Ko, <i>et al<\/i>.: \u201cA low power fully-static contention free-flip-flop with reduced clock load,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>72<\/b> (2024) 419 (DOI: 10.1109\/TCSII.2024.3499347).","DOI":"10.1109\/TCSII.2024.3499347"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Y. Lee, <i>et al<\/i>.: \u201cA fully static true-single-phase-clocked dual-edge-triggered flip-flop for near-threshold voltage operation in IoT applications,\u201d IEEE Access <b>8<\/b> (2020) 40232 (DOI: 10.1109\/ACCESS.2020.2976773).","DOI":"10.1109\/ACCESS.2020.2976773"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] F. Firouzi, <i>et al<\/i>.: \u201cAging-and variation-aware delay monitoring using representative critical path selection,\u201d ACM Transactions on Design Automation of Electronic Systems (TODAES) <b>20<\/b> (2015) 1 (DOI: 10.1145\/2746237).","DOI":"10.1145\/2746237"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] S. Arasu, <i>et al<\/i>.: \u201cControlling aging in timing-critical paths,\u201d IEEE Des. Test <b>33<\/b> (2015) 82 (DOI: 10.1109\/MDAT.2015.2501310).","DOI":"10.1109\/MDAT.2015.2501310"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] W. Qingwu, <i>et al<\/i>.: \u201cEffective critical gate identification for mitigating circuit aging using gate replacement,\u201d 2017 13th IEEE International Conference on Electronic Measurement &amp; Instruments (ICEMI) (2017) (DOI: 10.1109\/ICEMI.2017.8265940).","DOI":"10.1109\/ICEMI.2017.8265940"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Pendyala, <i>et al<\/i>.: \u201cGate level NBTI and leakage co-optimization in combinational circuits with input vector cycling,\u201d IEEE Trans. Emerg. Topics Comput. <b>8<\/b> (2018) 738 (DOI: 10.1109\/TETC.2018.2799739).","DOI":"10.1109\/TETC.2018.2799739"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M.S. Golanbari, <i>et al<\/i>.: \u201cAging guardband reduction through selective flip-flop optimization,\u201d 2015 20th IEEE European Test Symposium (ETS) (2015) (DOI: 10.1109\/ETS.2015.7138775).","DOI":"10.1109\/ETS.2015.7138775"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Jafari, <i>et al<\/i>.: \u201cTiming reliability improvement of master-slave flip-flops in the presence of aging effects,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 4761 (DOI: 10.1109\/TCSI.2020.3024601).","DOI":"10.1109\/TCSI.2020.3024601"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Wang, <i>et al<\/i>.: \u201cA transistor-level DFF based on FinFET technology for low power integrated circuits,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2021) 584 (DOI: 10.1109\/TCSII.2021.3096225).","DOI":"10.1109\/TCSII.2021.3096225"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] S. Ramey, <i>et al<\/i>.: \u201cIntrinsic transistor reliability improvements from 22\u2006nm tri-gate technology,\u201d 2013 IEEE International Reliability Physics Symposium (IRPS) (2013) (DOI: 10.1109\/IRPS.2013.6532017).","DOI":"10.1109\/IRPS.2013.6532017"},{"key":"25","unstructured":"[25] A.T. Krishnan, <i>et al<\/i>.: \u201cNBTI impact on transistor and circuit: models, mechanisms and scaling effects [MOSFETs],\u201d IEEE International Electron Devices Meeting 2003 (2003) (DOI: 10.1109\/IEDM.2003.1269296)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] N. Parihar, <i>et al<\/i>.: \u201cBTI analysis tool\u2006\u2014\u2006Modeling of NBTI DC, AC stress and recovery time kinetics, nitrogen impact, and EOL estimation,\u201d IEEE Trans. Electron Devices <b>65<\/b> (2017) 392 (DOI: 10.1109\/TED.2017.2780083).","DOI":"10.1109\/TED.2017.2780083"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] T.-C. Ong, <i>et al<\/i>.: \u201cHot-carrier current modeling and device degradation in surface-channel p-MOSFETs,\u201d IEEE Trans. Electron Devices <b>37<\/b> (1990) 1658 (DOI: 10.1109\/16.55753).","DOI":"10.1109\/16.55753"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Jin, <i>et al<\/i>.: \u201cHot carrier reliability characterization in consideration of self-heating in FinFET technology,\u201d 2016 IEEE International Reliability Physics Symposium (IRPS) (2016) (DOI: 10.1109\/IRPS.2016.7574505).","DOI":"10.1109\/IRPS.2016.7574505"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] A. Bravaix, <i>et al<\/i>.: \u201cHot-carrier to cold-carrier device lifetime modeling with temperature for low power 40\u2006nm Si-bulk NMOS and PMOS FETs,\u201d 2011 International Electron Devices Meeting (2011) (DOI: 10.1109\/IEDM.2011.6131625).","DOI":"10.1109\/IEDM.2011.6131625"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] S.E. Rauch, <i>et al<\/i>.: \u201cHigh-<i>V<\/i><sub>GS<\/sub> PFET DC hot-carrier mechanism and its relation to AC degradation,\u201d IEEE Trans. Device Mater. Reliab. <b>10<\/b> (2009) 40 (DOI: 10.1109\/TDMR.2009.2032298).","DOI":"10.1109\/TDMR.2009.2032298"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/19\/22_22.20250447\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,11]],"date-time":"2025-10-11T04:16:09Z","timestamp":1760156169000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/19\/22_22.20250447\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,10]]},"references-count":30,"journal-issue":{"issue":"19","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250447","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,10,10]]},"article-number":"22.20250447"}}