{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T04:08:11Z","timestamp":1761365291530,"version":"build-2065373602"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"20","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,10,25]]},"DOI":"10.1587\/elex.22.20250453","type":"journal-article","created":{"date-parts":[[2025,9,1]],"date-time":"2025-09-01T22:07:51Z","timestamp":1756764471000},"page":"20250453-20250453","source":"Crossref","is-referenced-by-count":0,"title":["A tracking and pre-sampling technique for SAR ADC"],"prefix":"10.1587","volume":"22","author":[{"given":"Li","family":"Zeng","sequence":"first","affiliation":[{"name":"ASIC &amp; System State Key Laboratory, Fudan University"}]},{"given":"Ming","family":"Wang","sequence":"additional","affiliation":[{"name":"ASIC &amp; System State Key Laboratory, Fudan University"}]},{"given":"Zhangwen","family":"Tang","sequence":"additional","affiliation":[{"name":"ASIC &amp; System State Key Laboratory, Fudan University"}]},{"given":"Yanhan","family":"Gu","sequence":"additional","affiliation":[{"name":"ASIC &amp; System State Key Laboratory, Fudan University"}]},{"given":"Yuxing","family":"Zhang","sequence":"additional","affiliation":[{"name":"ASIC &amp; System State Key Laboratory, Fudan University"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. -H. Chung, <i>et al.<\/i>: \u201cA 6-bit 1.3-GS\/s ping-pong domino-SAR ADC in 55-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>65<\/b> (2018) 999 (DOI: 10.1109\/TCSII.2018.2801295).","DOI":"10.1109\/TCSII.2018.2801295"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J. Song, <i>et al.<\/i>: \u201cA 9-bit 500-MS\/s 2-bit\/cycle SAR ADC with error-tolerant interpolation technique,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 1492 (DOI: 10.1109\/JSSC.2021.3111924).","DOI":"10.1109\/JSSC.2021.3111924"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] L. Zhao, <i>et al.<\/i>: \u201cA 700-MS\/s 6-bit SAR ADC with partially active reference voltage buffer,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180497 (DOI: 10.1587\/elex.15.20180497).","DOI":"10.1587\/elex.15.20180497"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Y. Lu, <i>et al.<\/i>: \u201cA fast low power window-opening logic for high speed SAR ADC,\u201d IEICE Electron. Express <b>11<\/b> (2014) 20140454 (DOI: 10.1587\/elex.11.20140454).","DOI":"10.1587\/elex.11.20140454"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Q. Su, <i>et al.<\/i>: \u201cA high-speed single channel reconfigurable 1-GS\/s to 1.5-GS\/s, 8-bit to 6-bit SAR ADC in 28\u2006nm CMOS,\u201d IEICE Electron. Express <b>22<\/b> (2025) 20250220 (DOI: 10.1587\/elex.22.20250220).","DOI":"10.1587\/elex.22.20250220"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Shen, <i>et al.<\/i>: \u201cA 10.31 ENOB 3.125\u2006MHz BW fully passive 2nd-order noise-shaping SAR ADC for low cost IoT sensor networks,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20230122 (DOI: 10.1587\/elex.20.20230122).","DOI":"10.1587\/elex.20.20230122"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Zhu, <i>et al.<\/i>: \u201cA 6\u2006mW 325\u2006MS\/s 8\u2006bit SAR ADC with background offset calibration,\u201d IEICE Electron. Express <b>14<\/b> (2017) 20170329 (DOI: 10.1587\/elex.14.20170329).","DOI":"10.1587\/elex.14.20170329"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] C. Xu and D. Zhao: \u201cA 10-bit 120\u2006MS\/s SAR ADC using tri-switch sampling and VCM-stable switching scheme in 40-nm CMOS,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230202 (DOI: 10.1587\/elex.20.20230202).","DOI":"10.1587\/elex.20.20230202"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Son and Y.-C. Jang: \u201cA 10-bit 10-MS\/s single-ended asynchronous SAR ADC with CDAC boosting common-mode voltage and controlling input voltage range,\u201d IEICE Electron. Express <b>16<\/b> (2019) 20190597 (DOI: 10.1587\/elex.16.20190597).","DOI":"10.1587\/elex.16.20190597"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] P. Wan, <i>et al.<\/i>: \u201cA 8-bit, 1-GHz coarse-fine time-based ADC with split-CDAC residue transfer,\u201d IEICE Electron. Express <b>19<\/b> (2022) 20220074 (DOI: 10.1587\/elex.19.20220074).","DOI":"10.1587\/elex.19.20220074"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Wang, <i>et al.<\/i>: \u201cA 10-bit 40\u2006MS\/s SAR ADC with a low-noise low-offset dynamic comparator and a high-linearity sampling switch,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240135 (DOI: 10.1587\/elex.21.20240135).","DOI":"10.1587\/elex.21.20240135"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] A. ElShater, <i>et al.<\/i>: \u201cA 10-mW 16-b 15-MS\/s two-step SAR ADC with 95-dB DR using dual-deadzone ring amplifier,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 3410 (DOI: 10.1109\/JSSC.2019.2943935).","DOI":"10.1109\/JSSC.2019.2943935"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Shen, <i>et al.<\/i>: \u201cA 16-bit 16-MS\/s SAR ADC with on-chip calibration in 55-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>53<\/b> (2018) 1149 (DOI: 10.1109\/JSSC.2017.2784761).","DOI":"10.1109\/JSSC.2017.2784761"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] P. Zhang, <i>et al.<\/i>: \u201cComparator noise extraction and compensation technique for accuracy enhancement in 16\u2006bit SAR ADC,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20230544 (DOI: 10.1587\/elex.20.20230544).","DOI":"10.1587\/elex.20.20230544"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Z. Zhang, <i>et al.<\/i>: \u201cA 16\u2006bit 200\u2006kS\/s successive approximation register ADC with foreground on-chip self-calibration,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200109 (DOI: 10.1587\/elex.17.20200109).","DOI":"10.1587\/elex.17.20200109"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Z. Zhang, <i>et al.<\/i>: \u201cA 16-bit 8-MS\/s SAR ADC with a foreground calibration and hybrid-charge-supply power structure,\u201d IEICE Electron. Express <b>17<\/b> (2020) 20200097 (DOI: 10.1587\/elex.17.20200097).","DOI":"10.1587\/elex.17.20200097"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] J. Ding, <i>et al.<\/i>: \u201cA foreground LSB-based capacitor mismatch calibration method in an 18-bit SAR ADC,\u201d IEEE International Symposium on Circuits and Systems (ISCAS) (2023) 1 (DOI: 10.1109\/ISCAS46773.2023.10182124).","DOI":"10.1109\/ISCAS46773.2023.10182124"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] X. Ji, <i>et al.<\/i>: \u201cA 16-bit 18-MSPS SAR ADC with hybrid synchronous and asynchronous control logic,\u201d IEEE International Conference on Integrated Circuits, Technologies and Applications (ICTA) (2023) 74 (DOI: 10.1109\/ICTA60488.2023.10364276).","DOI":"10.1109\/ICTA60488.2023.10364276"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] D. Hummerston and P. Hurrell: \u201cAn 18-bit 2MS\/s pipelined SAR ADC utilizing a sampling distortion cancellation circuit with -107\u2006dB THD at 100\u2006kHz,\u201d 2017 Symposium on VLSI Circuits (2017) C280 (DOI: 10.23919\/VLSIC.2017.8008508).","DOI":"10.23919\/VLSIC.2017.8008508"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] G. Wang, <i>et al.<\/i>: \u201cThree-stage split capacitor array with redundancy for an 18\u2006bit SAR ADC,\u201d 2023 5th International Conference on Electronic Engineering and Informatics (EEI) (2023) 132 (DOI: 10.1109\/EEI59236.2023.10212753).","DOI":"10.1109\/EEI59236.2023.10212753"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T. Ito, <i>et al.<\/i>: \u201cA 40-kS\/s 16-bit non-binary SAR ADC in 0.18 CMOS with noise-tunable comparator,\u201d IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2017) 1 (DOI: 10.1109\/ICECS.2017.8292000).","DOI":"10.1109\/ICECS.2017.8292000"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H. Li, <i>et al.<\/i>: \u201cA l0-bit 4\u2006MS\/s SAR ADC with fully-dynamic duty-cycled input driver,\u201d 2022 29th IEEE International Conference on Electronics, Circuits and Systems (ICECS) (2022) 1 (DOI: 10.1109\/ICECS202256217.2022.9971059).","DOI":"10.1109\/ICECS202256217.2022.9971059"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Jotschke, <i>et al.<\/i>: \u201cA 10.5\u2006<i>\u03bc<\/i>W programmable SAR ADC frontend with SC preamplifier for low-power IoT sensor nodes,\u201d 2020 IEEE 6th World Forum on Internet of Things (WF-IoT) (2020) 1 (DOI: 10.1109\/WF-IoT48130.2020.9221058).","DOI":"10.1109\/WF-IoT48130.2020.9221058"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M.J. Kramer, <i>et al.<\/i>: \u201cA 14 b 35\u2006MS\/s SAR ADC achieving 75\u2006dB SNDR and 99\u2006dB SFDR with loop-embedded input buffer in 40\u2006nm CMOS,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2891 (DOI: 10.1109\/JSSC.2015.2463110).","DOI":"10.1109\/JSSC.2015.2463110"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Doris, <i>et al.<\/i>: \u201cA 480\u2006mW 2.6\u2006GS\/s 10b time-interleaved ADC with 48.5\u2006dB SNDR up to nyquist in 65\u2006nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 2821 (DOI: 10.1109\/JSSC.2011.2164961).","DOI":"10.1109\/JSSC.2011.2164961"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] T. Kim and Y. Chae: \u201cA 2\u2006MHz BW buffer-embedded noise-shaping SAR ADC achieving 73.8\u2006dB SNDR and 87.3\u2006dB SFDR,\u201d 2019 IEEE Custom Integrated Circuits Conference (CICC) (2019) 1 (DOI: 10.1109\/CICC.2019.8780230).","DOI":"10.1109\/CICC.2019.8780230"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Z. Wang, <i>et al.<\/i>: \u201c10.6 A 150\u2006kHz-BW 15-ENOB incremental zoom ADC with skipped sampling and single buffer embedded noise-shaping SAR quantizer,\u201d 2023 IEEE International Solid-State Circuits Conference (ISSCC) (2023) 9 (DOI: 10.1109\/ISSCC42615.2023.10067696).","DOI":"10.1109\/ISSCC42615.2023.10067696"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] M. Zhan, <i>et al.<\/i>: \u201cA 0.004\u2006mm<sup>2<\/sup> 200\u2006MS\/S pipelined SAR ADC with kT\/C noise cancellation and robust ring-amp,\u201d 2022 IEEE International Solid-State Circuits Conference (ISSCC) <b>65<\/b> (2022) 164 (DOI: 10.1109\/ISSCC42614.2022.9731599).","DOI":"10.1109\/ISSCC42614.2022.9731599"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] J. Liu, <i>et al.<\/i>: \u201cA 13-bit 0.005-mm<sup>2<\/sup> 40-MS\/s SAR ADC with kT\/C noise cancellation,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3260 (DOI: 10.1109\/JSSC.2020.3016656).","DOI":"10.1109\/JSSC.2020.3016656"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M. Li, <i>et al.<\/i>: \u201cA rail-to-rail 12\u2006MS\/s 91.3\u2006dB SNDR 94.1\u2006dB DR two-step SAR ADC with integrated input buffer using predictive level-shifting,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 3555 (DOI: 10.1109\/JSSC.2023.3308121).","DOI":"10.1109\/JSSC.2023.3308121"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] Y. Zhu, <i>et al.<\/i>: \u201cA 10-bit 100-MS\/s reference-free SAR ADC in 90\u2006nm CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1111 (DOI: 10.1109\/JSSC.2010.2048498).","DOI":"10.1109\/JSSC.2010.2048498"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/20\/22_22.20250453\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,25]],"date-time":"2025-10-25T04:04:37Z","timestamp":1761365077000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/20\/22_22.20250453\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,25]]},"references-count":31,"journal-issue":{"issue":"20","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250453","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,10,25]]},"article-number":"22.20250453"}}