{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T03:29:46Z","timestamp":1763177386271,"version":"3.45.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,11,10]]},"DOI":"10.1587\/elex.22.20250458","type":"journal-article","created":{"date-parts":[[2025,9,18]],"date-time":"2025-09-18T22:08:13Z","timestamp":1758233293000},"page":"20250458-20250458","source":"Crossref","is-referenced-by-count":0,"title":["An adaptive-compensated charge pump with sub-1-mV ripple and improved transient response for flash-based computing-in-memory"],"prefix":"10.1587","volume":"22","author":[{"given":"Xiaoyu","family":"Zhong","sequence":"first","affiliation":[{"name":"School of Integrated Circuits, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yating","family":"Dong","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xuyuan","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang","family":"Qiao","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3435-8628","authenticated-orcid":false,"given":"Zhiguo","family":"Yu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofeng","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuits, Jiangnan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Q. Wang, <i>et al.<\/i>: \u201cA small ripple and high-efficiency wordline voltage generator for 3-D NAND flash memories,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 1903 (DOI: 10.1109\/TVLSI.2021.3113980).","DOI":"10.1109\/TVLSI.2021.3113980"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] N. Shibata, <i>et al.<\/i>: \u201cA 1.33-Tb 4-bit\/cell 3-D flash memory on a 96-word-line-layer technology,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 178 (DOI: 10.1109\/JSSC.2019.2941758).","DOI":"10.1109\/JSSC.2019.2941758"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] A. Ballo, <i>et al.<\/i>: \u201cCharge pumps for ultra-low-power applications: analysis, design, and new solutions,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 2895 (DOI: 10.1109\/TCSII.2021.3070889).","DOI":"10.1109\/TCSII.2021.3070889"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] S.S. Kim, <i>et al.<\/i>: \u201cReview of semiconductor flash memory devices for material and process issues,\u201d Advanced Materials <b>35<\/b> (2023) 2200659 (DOI: 10.1002\/adma.202200659).","DOI":"10.1002\/adma.202200659"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] W. Zhang, <i>et al.<\/i>: \u201cEdge learning using a fully integrated neuro-inspired memristor chip,\u201d Science <b>381<\/b> (2023) 1205 (DOI: 10.1126\/science.ade3483).","DOI":"10.1126\/science.ade3483"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] A. Sebastian, <i>et al.<\/i>: \u201cMemory devices and applications for in-memory computing,\u201d Nat. Nanotechnol. <b>15<\/b> (2020) 529 (DOI: 10.1038\/s41565-020-0655-z).","DOI":"10.1038\/s41565-020-0655-z"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] X. Gu, <i>et al.<\/i>: \u201cA novel word line driver circuit for compute-in-memory based on the floating gate devices,\u201d Electronics <b>12<\/b> (2023) 1185 (DOI: 10.3390\/electronics12051185).","DOI":"10.3390\/electronics12051185"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X. Peng, <i>et al.<\/i>: \u201cHeterogeneous 3-D integration of multitier compute-in-memory accelerators: an electrical-thermal co-design,\u201d IEEE Trans. Electron Devices <b>68<\/b> (2021) 5598 (DOI: 10.1109\/TED.2021.3111857).","DOI":"10.1109\/TED.2021.3111857"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] K. Monga, <i>et al.<\/i>: \u201cA dual-mode in-memory computing unit using spin hall-assisted MRAM for data-intensive applications,\u201d IEEE Trans. Magn. <b>57<\/b> (2021) 1 (DOI: 10.1109\/TMAG.2021.3059268).","DOI":"10.1109\/TMAG.2021.3059268"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] F. Tu, <i>et al.<\/i>: \u201cTranCIM: full-digital bitline-transpose CIM-based sparse transformer accelerator with pipeline\/parallel reconfigurable modes,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1798 (DOI: 10.1109\/JSSC.2022.3213542).","DOI":"10.1109\/JSSC.2022.3213542"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Z. Yu, <i>et al.<\/i>: \u201cStress-relaxed driver system using power-delay efficient level shifters for compute-in-memory based on the floating gate devices,\u201d Circuit Theory &amp; Apps. (2025) (DOI: 10.1002\/cta.4463).","DOI":"10.1002\/cta.4463"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J. Gao, <i>et al.<\/i>: \u201cA low ripple and fast transient response charge pump in CMOS image sensors,\u201d IEEE Sensors J. <b>24<\/b> (2024) 8142 (DOI: 10.1109\/JSEN.2024.3359280).","DOI":"10.1109\/JSEN.2024.3359280"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] A. Ballo, <i>et al.<\/i>: \u201cOptimized charge pump with clock booster for reduced rise time or silicon area,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 1977 (DOI: 10.1109\/TCSII.2019.2898716).","DOI":"10.1109\/TCSII.2019.2898716"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] J. Gao, <i>et al.<\/i>: \u201cA linear charge pump with novel adaptive charge compensation structure for transient-response improvement in CMOS image sensors,\u201d Microelectronics Journal <b>122<\/b> (2022) 105391 (DOI: 10.1016\/j.mejo.2022.105391).","DOI":"10.1016\/j.mejo.2022.105391"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] B. Shen, <i>et al.<\/i>: \u201cA 1.2\u2006V-20\u2006V closed-loop charge pump for high dynamic range photodetector array biasing,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>66<\/b> (2019) 327 (DOI: 10.1109\/TCSII.2018.2850341).","DOI":"10.1109\/TCSII.2018.2850341"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] D. Khanna, <i>et al.<\/i>: \u201cA low-noise, positive-input, negative-output voltage generator for low-to-moderate driving capacity applications,\u201d IEEE Trans. Circuits I, Reg. Papers <b>66<\/b> (2019) 3423 (DOI: 10.1109\/TCSI.2019.2927117).","DOI":"10.1109\/TCSI.2019.2927117"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] T. Tanzawa and S. Atsumi: \u201cOptimization of word-line booster circuits for low-voltage flash memories,\u201d IEEE J. Solid-State Circuits <b>34<\/b> (1999) 1091 (DOI: 10.1109\/4.777107).","DOI":"10.1109\/4.777107"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Gao, <i>et al.<\/i>: \u201cA low-ripple charge pump with novel compensator for transient-response improvement in CMOS image sensors,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 1113 (DOI: 10.1109\/TCSII.2020.3033000).","DOI":"10.1109\/TCSII.2020.3033000"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Z. Lin, <i>et al.<\/i>: \u201cA novel multi-mode charge pump in word line driver for compute-in-memory arrays,\u201d Electronics <b>14<\/b> (2025) 175 (DOI: 10.3390\/electronics14010175).","DOI":"10.3390\/electronics14010175"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] T.M. Van Breussegem and M.S.J. Steyaert: \u201cMonolithic capacitive DC-DC converter with single boundary-multiphase control and voltage domain stacking in 90\u2006nm CMOS,\u201d IEEE J. Solid-State Circuits <b>46<\/b> (2011) 1715 (DOI: 10.1109\/JSSC.2011.2144350).","DOI":"10.1109\/JSSC.2011.2144350"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] X. Zhou, <i>et al.<\/i>: \u201cA high-performance wordline voltage-generating system for low-power low-voltage flash memory,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230029 (DOI: 10.1587\/elex.20.20230029).","DOI":"10.1587\/elex.20.20230029"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] C. Huang, <i>et al.<\/i>: \u201cA small ripple program voltage generator without high-voltage regulator for 3D NAND flash,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 1049 (DOI: 10.1109\/TCSII.2019.2923730).","DOI":"10.1109\/TCSII.2019.2923730"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] M. Toubar, <i>et al.<\/i>: \u201cA scalable 20\u2006V charge-pump-based driver in 65\u2006nm CMOS technology,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 55 (DOI: 10.1109\/TCSII.2021.3083514).","DOI":"10.1109\/TCSII.2021.3083514"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] A. Ballo, <i>et al.<\/i>: \u201cCharge pump improvement for energy harvesting applications by node pre-charging,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 3312 (DOI: 10.1109\/TCSII.2020.2991241).","DOI":"10.1109\/TCSII.2020.2991241"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A. Ballo, <i>et al.<\/i>: \u201cA bulk current regulation technique for dual-branch cross-coupled charge pumps,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 4128 (DOI: 10.1109\/TCSII.2022.3185525).","DOI":"10.1109\/TCSII.2022.3185525"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] H. Kang, <i>et al.<\/i>: \u201cA fully integrated multiphase switched-capacitor DC-DC converter with PFM control and charge sharing loss reduction,\u201d Microelectronics Journal <b>108<\/b> (2021) 104991 (DOI: 10.1016\/j.mejo.2021.104991).","DOI":"10.1016\/j.mejo.2021.104991"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Li, <i>et al.<\/i>: \u201cA low input voltage charge pump for energy harvesting,\u201d J. Phys.: Conf. Ser. <b>1550<\/b> (2020) 052026 (DOI: 10.1088\/1742-6596\/1550\/5\/052026).","DOI":"10.1088\/1742-6596\/1550\/5\/052026"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Z. Wei, <i>et al.<\/i>: \u201cA dark count rate self-adjusting charge pump with negative feedback control for SPAD array biasing,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 3710 (DOI: 10.1109\/TCSII.2024.3375798).","DOI":"10.1109\/TCSII.2024.3375798"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] S.-Y. Lee, <i>et al.<\/i>: \u201cCharge-mode neural stimulator with a capacitor-reuse residual charge detector and active charge balancing for epileptic seizure suppression,\u201d IEEE Trans. Biomed. Circuits Syst. <b>18<\/b> (2024) 1065 (DOI: 10.1109\/TBCAS.2024.3380055).","DOI":"10.1109\/TBCAS.2024.3380055"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] R. Hogervorst, <i>et al.<\/i>: \u201cA compact power-efficient 3\u2006V CMOS rail-to-rail input\/output operational amplifier for VLSI cell libraries,\u201d IEEE J. Solid-State Circuits <b>29<\/b> (1994) 1505 (DOI: 10.1109\/4.340424).","DOI":"10.1109\/4.340424"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] B. Rumberg, <i>et al.<\/i>: \u201cA regulated charge pump for tunneling floating-gate transistors,\u201d IEEE Trans. Circuits I, Reg. Papers <b>64<\/b> (2017) 516 (DOI: 10.1109\/TCSI.2016.2613080).","DOI":"10.1109\/TCSI.2016.2613080"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/21\/22_22.20250458\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T03:24:37Z","timestamp":1763177077000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/21\/22_22.20250458\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,10]]},"references-count":31,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250458","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,11,10]]},"article-number":"22.20250458"}}