{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T03:29:42Z","timestamp":1763177382230,"version":"3.45.0"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"21","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,11,10]]},"DOI":"10.1587\/elex.22.20250474","type":"journal-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T22:05:54Z","timestamp":1758665154000},"page":"20250474-20250474","source":"Crossref","is-referenced-by-count":0,"title":["A closest-value-substitution digital pre-distortion method for current-steering digital-to-analog converters"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0009-0003-9300-1191","authenticated-orcid":false,"given":"Lulu","family":"Wang","sequence":"first","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-3200-2833","authenticated-orcid":false,"given":"Fuli","family":"Tian","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhizhi","family":"Cai","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-2719-7629","authenticated-orcid":false,"given":"Zhiyang","family":"Li","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0004-9417-9730","authenticated-orcid":false,"given":"Xuehao","family":"Guo","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Fang","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chunyi","family":"Song","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2279-0632","authenticated-orcid":false,"given":"Zhiwei","family":"Xu","sequence":"additional","affiliation":[{"name":"State Key Laboratory of Ocean Sensing &amp; Ocean College, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. Chang, <i>et al.<\/i>: \u201cA 2\u2006GS\/s 14-bit current-steering DAC in 65\u2006nm CMOS technology for wireless transmitter,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180509 (DOI: 10.1587\/elex.15.20180509).","DOI":"10.1587\/elex.15.20180509"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] H. Liu, <i>et al.<\/i>: \u201cA monolithic 12-bit digitally calibrated D\/A converter,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20200371 (DOI: 10.1587\/elex.17.20200371).","DOI":"10.1587\/elex.17.20200371"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W.-H. Tseng, <i>et al.<\/i>: \u201cA 14b 16\u2006GS\/s time-interleaving direct-RF synthesis DAC with T-OEM achieving -70\u2006dBc IM3 up to 7.8\u2006GHz in 7\u2006nm,\u201d ISSCC Dig. Tech. Papers (2023) 268 (DOI: 10.1109\/ISSCC42615.2023.10067459).","DOI":"10.1109\/ISSCC42615.2023.10067459"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H.-Y. Huang and T.-H. Kuo: \u201cA 0.07-mm<sup>2<\/sup> 162-mW DAC achieving &gt; 65\u2006dBc SFDR and &lt; - 70\u2006dBc IM3 at 10\u2006GS\/s with output impedance compensation and concentric parallelogram routing,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 2478 (DOI: 10.1109\/JSSC.2020.2993672).","DOI":"10.1109\/JSSC.2020.2993672"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] M.S. Yenuchenko, <i>et al.<\/i>: \u201cA switching sequence for unary digital-to-analog converters based on a knight\u2019s tour,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 2230 (DOI: 10.1109\/TCSI.2018.2890412).","DOI":"10.1109\/TCSI.2018.2890412"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] M.S. Yenuchenko and M.M. Pilipko: \u201cReshuffled diagonal rotated walk switching scheme for DAC INL reduction,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>67<\/b> (2020) 2317 (DOI: 10.1109\/TCSII.2020.2966793).","DOI":"10.1109\/TCSII.2020.2966793"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] K. Wu, <i>et al.<\/i>: \u201cSwitching sequence optimization for gradient errors compensation in the current-steering DAC design,\u201d Microelectron. J. <b>95<\/b> (2020) 104662 (DOI: 10.1016\/j.mejo.2019.104662).","DOI":"10.1016\/j.mejo.2019.104662"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] M.S. Yenuchenko and M.M. Pilipko: \u201cMulti-flip technique compensating a gradient rotation in unary DACs,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>68<\/b> (2021) 883 (DOI: 10.1109\/TCSII.2020.3021203).","DOI":"10.1109\/TCSII.2020.3021203"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] H.-Y. Huang, <i>et al.<\/i>: \u201cA 10-GS\/s NRZ\/mixing DAC with switching-glitch compensation achieving SFDR &gt; 64\/50\u2006dBc over the first\/second Nyquist zone,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 3145 (DOI: 10.1109\/JSSC.2021.3079111).","DOI":"10.1109\/JSSC.2021.3079111"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] D. Zhu, <i>et al.<\/i>: \u201cDigital static calibration technology used for 400\u2006MSPS, 16-bit DAC,\u201d EDSSC Dig. Tech. Papers (2009) 91 (DOI: 10.1109\/EDSSC.2009.5394183).","DOI":"10.1109\/EDSSC.2009.5394183"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] C.-H. Lin, <i>et al.<\/i>: \u201cA 16b 6\u2006GS\/s nyquist DAC with IMD &lt; -90\u2006dBc up to 1.9\u2006GHz in 16\u2006nm CMOS,\u201d ISSCC Dig. Tech. Papers (2018) 360 (DOI: 10.1109\/ISSCC.2018.8310333).","DOI":"10.1109\/ISSCC.2018.8310333"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D.J. Stoops, <i>et al.<\/i>: \u201cDigital background calibration of a split current-steering DAC,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 2854 (DOI: 10.1109\/TCSI.2019.2901626).","DOI":"10.1109\/TCSI.2019.2901626"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Li, <i>et al.<\/i>: \u201cCurrent-steering DAC calibration using Q-learning,\u201d IEEE ISCAS (2023) 1 (DOI: 10.1109\/ISCAS46773.2023.10181806).","DOI":"10.1109\/ISCAS46773.2023.10181806"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] Y. Fu, <i>et al.<\/i>: \u201cA 6.0-GS\/s time-interleaved DAC using an asymmetric current-tree summation network and differential clock timing calibration,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>31<\/b> (2023) 199 (DOI: 10.1109\/TVLSI.2022.3232516).","DOI":"10.1109\/TVLSI.2022.3232516"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] C.-U. Park, <i>et al.<\/i>: \u201cA 12-bit 1\u2006GS\/s current-steering DAC with paired current source switching background mismatch calibration,\u201d CICC Dig. Tech. Papers (2023) 1 (DOI: 10.1109\/CICC57935.2023.10121298).","DOI":"10.1109\/CICC57935.2023.10121298"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] X. Tong and D. Liu: \u201cHigh SFDR current-steering DAC with splitting-and-binary segmented architecture and dynamic-element-matching technique,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 4233 (DOI: 10.1109\/TCSII.2022.3188445).","DOI":"10.1109\/TCSII.2022.3188445"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] X. Su, <i>et al.<\/i>: \u201cA 14-bit 2.8\u2006GS\/s DAC with DTIRZ technique in 65\u2006nm CMOS,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210043 (DOI: 10.1587\/elex.18.20210043).","DOI":"10.1587\/elex.18.20210043"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H.T. Jensen and I. Galton: \u201cA low-complexity dynamic element matching DAC for direct digital synthesis,\u201d IEEE Trans. Circuits Syst. II: Analog Digit. Signal Process. <b>45<\/b> (1998) 13 (DOI: 10.1109\/82.659453).","DOI":"10.1109\/82.659453"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] K.L. Chan and I. Galton: \u201cA 14b 100\u2006MS\/s DAC with fully segmented dynamic element matching,\u201d ISSCC Dig. Tech. Papers (2006) 2390 (DOI: 10.1109\/ISSCC.2006.1696302).","DOI":"10.1109\/ISSCC.2006.1696302"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] P. Wang and N. Sun: \u201cA random DEM technique with minimal element transition rate for high-speed DACs,\u201d IEEE ISCAS (2014) 1155 (DOI: 10.1109\/ISCAS.2014.6865345).","DOI":"10.1109\/ISCAS.2014.6865345"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] I. Galton: \u201cWhy dynamic-element-matching DACs work,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>57<\/b> (2010) 69 (DOI: 10.1109\/TCSII.2010.2042131).","DOI":"10.1109\/TCSII.2010.2042131"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] L. Lai, <i>et al.<\/i>: \u201cDemystifying and mitigating code-dependent switching distortions in current-steering DACs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 68 (DOI: 10.1109\/TCSI.2018.2866819).","DOI":"10.1109\/TCSI.2018.2866819"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] X. Tong and D. Liu: \u201cHigh SFDR current-steering DAC with splitting-and-binary segmented architecture and dynamic-element-matching technique,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 4233 (DOI: 10.1109\/TCSII.2022.3188445).","DOI":"10.1109\/TCSII.2022.3188445"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] J. Remple, <i>et al.<\/i>: \u201cAn ISI scrambling technique for dynamic element matching current-steering DACs,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 465 (DOI: 10.1109\/JSSC.2021.3085587).","DOI":"10.1109\/JSSC.2021.3085587"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] Y. Fu, <i>et al.<\/i>: \u201cA 16-bit 4.0-GS\/s calibration-free 65\u2006nm DAC achieving &gt; 70\u2006dBc SFDR and &lt; -80\u2006dBc IM3 up to 1\u2006GHz with enhanced constant-switching-activity data-weighted-averaging,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 1856 (DOI: 10.1109\/TCSI.2023.3242658).","DOI":"10.1109\/TCSI.2023.3242658"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S. Trampitsch, <i>et al.<\/i>: \u201cA circuit-inspired digital predistortion of supply network effects for capacitive RF-DACs,\u201d IEEE Trans. Microw. Theory Techn. <b>69<\/b> (2021) 271 (DOI: 10.1109\/TMTT.2020.3022382).","DOI":"10.1109\/TMTT.2020.3022382"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] P. Valet, <i>et al.<\/i>: \u201cA model-based approach digital pre-distortion method for current-steering digital-to-analog converters,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 4583 (DOI: 10.1109\/TCSI.2022.3198233).","DOI":"10.1109\/TCSI.2022.3198233"},{"key":"28","unstructured":"[28] R. Sanchez and K. Azadet: U.S. Patent 11,658,672 (2023)."},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] H. Ordouei, <i>et al.<\/i>: \u201cA digital pre-distortion technique canceling code- and voltage-dependent output impedance errors in current-steering DACs,\u201d IEEE ISCAS (2023) 1 (DOI: 10.1109\/ISCAS46773.2023.10181739).","DOI":"10.1109\/ISCAS46773.2023.10181739"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] X. Li, <i>et al.<\/i>: \u201cA 16-bit 5\u2006GS\/s DAC with redundant-MSB-based digital pre-distortion achieving SFDR &gt; 61\u2006dBc up to 2.4\u2006GHz in 40-nm CMOS,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 4829 (DOI: 10.1109\/TCSII.2024.3427767).","DOI":"10.1109\/TCSII.2024.3427767"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] F.-T. Chou and C.-C. Hung: \u201cGlitch energy reduction and SFDR enhancement techniques for low-power binary-weighted current-steering DAC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 2407 (DOI: 10.1109\/TVLSI.2015.2503727).","DOI":"10.1109\/TVLSI.2015.2503727"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/21\/22_22.20250474\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T03:24:53Z","timestamp":1763177093000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/21\/22_22.20250474\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,10]]},"references-count":31,"journal-issue":{"issue":"21","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250474","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,11,10]]},"article-number":"22.20250474"}}