{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,28]],"date-time":"2026-02-28T14:28:26Z","timestamp":1772288906220,"version":"3.50.1"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"1","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,1,10]]},"DOI":"10.1587\/elex.22.20250505","type":"journal-article","created":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T22:08:23Z","timestamp":1759183703000},"page":"20250505-20250505","source":"Crossref","is-referenced-by-count":1,"title":["INL impact of parasitic capacitance in auto-zero integrators in incremental sigma-delta ADCs"],"prefix":"10.1587","volume":"23","author":[{"given":"Yunpeng","family":"Li","sequence":"first","affiliation":[{"name":"School of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yiqun","family":"Shi","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Benpeng","family":"Xun","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Meng","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xin","family":"Xu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Qingqing","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"},{"name":"National Integrated Circuit Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao","family":"Zhu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Fudan University"},{"name":"National Integrated Circuit Innovation Center"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] F. Stefani, <i>et al<\/i>.: \u201cSimple and time-effective procedure for ADC INL estimation,\u201d IEEE Trans. Instrum. Meas. <b>55<\/b> (2006) 1383 (DOI: 10.1109\/tim.2006.876395).","DOI":"10.1109\/TIM.2006.876395"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] J.B. Duan, <i>et al<\/i>.: \u201cINL based dynamic performance estimation for ADC bist,\u201d IEEE Int. Symp. Circuits Syst. Nano-Bio Circuit Fabr. Syst. (2010) 3028 (DOI: 10.1109\/iscas.2010.5538005).","DOI":"10.1109\/ISCAS.2010.5538005"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] M.G.C. Flores, <i>et al<\/i>.: \u201cINL and DNL estimation based on noise for ADC test,\u201d IEEE Trans. Instrum. Meas. <b>53<\/b> (2004) 1391 (DOI: 10.1109\/tim.2004.834096).","DOI":"10.1109\/TIM.2004.834096"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] P. Suchanek, <i>et al<\/i>.: \u201cADC nonlinearity correction based on INL approximations,\u201d IEEE Int. Workshop Intell. Data Acquis. Adv. Comput. Syst. (2009) 137 (DOI: 10.1109\/idaacs.2009.5343008).","DOI":"10.1109\/IDAACS.2009.5343008"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] C.P. Huang, <i>et al<\/i>.: \u201cAnalysis of nonideal behaviors based on INL\/DNL plots for SAR ADCs,\u201d IEEE Trans. Instrum. Meas. <b>65<\/b> (2016) 1804 (DOI: 10.1109\/TIM.2016.2562198).","DOI":"10.1109\/TIM.2016.2562198"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Garcia, <i>et al<\/i>.: \u201cA low-power CT incremental 3rd order Sigma Delta ADC for biosensor applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>60<\/b> (2013) 25 (DOI: 10.1109\/TCSI.2012.2215753).","DOI":"10.1109\/TCSI.2012.2215753"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Wang, <i>et al<\/i>.: \u201cA fully integrated 0.055% INL X-ray CCD readout ASIC with incremental \u0394\u03a3ADC,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 1733 (DOI: 10.1109\/TNS.2016.2543261).","DOI":"10.1109\/TNS.2016.2543261"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] F. Adin, <i>et al<\/i>.: \u201cMulti-residue two-step incremental ADC,\u201d IEEE 67th Midwest Symp. Circuits Syst. (2024) 951 (DOI: 10.1109\/MWSCAS60917.2024.10658736).","DOI":"10.1109\/MWSCAS60917.2024.10658736"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Y.-D. Kim, <i>et al<\/i>.: \u201cA 100\u2006KHz-BW 99DB-DR continuous-time tracking-zoom incremental ADC with residue-gain switching and digital NC-FF,\u201d IEEE Symp. VLSI Technol. Circuits (2024) 1 (DOI: 10.1109\/vlsitechnologyandcir46783.2024.10631347).","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631347"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. Tao and A. Rusu: \u201cA power-efficient continuous-time incremental sigma-delta ADC for neural recording systems,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>62<\/b> (2015) 1489 (DOI: 10.1109\/tcsi.2015.2418892).","DOI":"10.1109\/TCSI.2015.2418892"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Agah, <i>et al<\/i>.: \u201cA high-resolution low-power incremental \u03a3\u0394 ADC with extended range for biosensor arrays,\u201d IEEE J. Solid-State Circuit <b>45<\/b> (2010) 1099 (DOI: 10.1109\/jssc.2010.2048493).","DOI":"10.1109\/JSSC.2010.2048493"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] J.S. Huang, <i>et al<\/i>.: \u201cA multistep multistage fifth-order incremental delta sigma analog-to-digital converter for sensor interfaces,\u201d IEEE J. Solid-State Circuit <b>58<\/b> (2023) 2733 (DOI: 10.1109\/jssc.2023.3288198).","DOI":"10.1109\/JSSC.2023.3288198"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C.E. Wei, <i>et al<\/i>.: \u201cA 101-dB SFDR 98.5-dB DR 20-kHz BW continuous time incremental \u0394\u03a3 ADC with FIR DAC and robust reset timing for sensor interfaces,\u201d Int. VLSI Symp. Technol. Syst. Appl. (2024) (DOI: 10.1109\/vlsitsa60681.2024.10546405).","DOI":"10.1109\/VLSITSA60681.2024.10546405"},{"key":"14","unstructured":"[14] S.-H. Wu, <i>et al<\/i>.: \u201cA current-sensing front-end realized by a continuous-time incremental ADC with 12b SAR quantizer and reset-then-open resistive DAC achieving 140\u2006dB DR and 8\u2006ppm INL at 4\u2006kS\/s,\u201d ISSCC Dig. Tech. Papers (2020) 154 (DOI: 10.1109\/ISSCC19947.2020.9062990)."},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Y. Chae, <i>et al<\/i>.: \u201cA 6.3\u2006<i>\u03bc<\/i>W 20\u2006bit incremental zoom-ADC with 6\u2006ppm INL and 1\u2006<i>\u03bc<\/i>V offset,\u201d IEEE J. Solid-State Circuit <b>48<\/b> (2013) 3019 (DOI: 10.1109\/jssc.2013.2278737).","DOI":"10.1109\/JSSC.2013.2278737"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] V. Quiquempoix, <i>et al<\/i>.: \u201cA low-power 22-bit incremental ADC,\u201d IEEE J. Solid-State Circuit <b>41<\/b> (2006) 1562 (DOI: 10.1109\/jssc.2006.873891).","DOI":"10.1109\/JSSC.2006.873891"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Lee, <i>et al<\/i>.: \u201cA 5.2-Mpixel 88.4-dB DR 12-in CMOS X-ray detector with 16-bit column-parallel continuous-time incremental \u0394\u03a3 ADCs,\u201d IEEE J. Solid-State Circuit <b>55<\/b> (2020) 2878 (DOI: 10.1109\/jssc.2020.3011967).","DOI":"10.1109\/JSSC.2020.3011967"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y. Liu, <i>et al<\/i>.: \u201cA 4.96\u2006<i>\u03bc<\/i>w 15b self-timed dynamic-amplifier-based incremental zoom ADC,\u201d IEEE J. Solid-State Circuit <b>58<\/b> (2023) 1646 (DOI: 10.1109\/JSSC.2022.3203567).","DOI":"10.1109\/JSSC.2022.3203567"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] L. Rossi, <i>et al<\/i>.: \u201cA 16-bit, 150-<i>\u03bc<\/i>W, 1-kS\/s ADC with hybrid incremental and cyclic conversion scheme,\u201d 16th IEEE Int. Conf. Electron. Circuits Syst. (2009) 751 (DOI: 10.1109\/ICECS.2009.5410796).","DOI":"10.1109\/ICECS.2009.5410796"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] T. Katayama, <i>et al<\/i>.: \u201cA 1.25\u2006MS\/s two-step incremental ADC with 100\u2006dB DR and 110\u2006dB SFDR,\u201d 32nd Symposium on VLSI Circuits (2018) 205 (DOI: 10.1109\/VLSIC.2018.8502298).","DOI":"10.1109\/VLSIC.2018.8502298"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M.A.P. Pertijs and J.H. Huijsing: <i>Precision Temperature Sensors in CMOS Technology<\/i> (Springer Netherlands, Berlin, 2006) 192 (DOI: 10.1007\/1-4020-5258-8).","DOI":"10.1007\/1-4020-5258-8"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] M. Rashtian, <i>et al<\/i>.: \u201cDesign of a low-voltage high-speed switched-capacitor filters using improved auto zeroed integrator,\u201d J. Appl. Sci. <b>8<\/b> (2008) 1771 (DOI: 10.3923\/jas.2008.1771.1775).","DOI":"10.3923\/jas.2008.1771.1775"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] G.R. Lahiji and M.A. Ebrahimpour: \u201cA continuous time auto-zero offset compensated switched capacitor integrator,\u201d Analog Integr. Circ. Signal Process. <b>24<\/b> (2000) 269 (DOI: 10.1023\/A:1008323417385).","DOI":"10.1023\/A:1008323417385"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] H.G. Yeo, <i>et al<\/i>.: \u201cA parasitic-insensitive charge transfer circuit for capacitive sensing based on switched capacitor integrator,\u201d Lecture Notes in Electrical Engineering, <b>235<\/b> (2013) 445 (DOI: 10.1007\/978-94-007-6516-0_48).","DOI":"10.1007\/978-94-007-6516-0_48"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] A.A. Tutyshkin and A.S. Korotkov: \u201cCurrent conveyor based switched-capacitor integrator with reduced parasitic sensitivity,\u201d IEEE Int. Conf. Circuits Syst. Commun. (2002) 78 (DOI: 10.1109\/OCCSC.2002.1029049).","DOI":"10.1109\/OCCSC.2002.1029049"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] S.J. Ashtiani, <i>et al<\/i>.: \u201cOn the parasitic-sensitivity of switched-capacitor summing-integrator structures for \u03a3\u0394 modulators,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>50<\/b> (2003) 634 (DOI: 10.1109\/TCSII.2003.816940).","DOI":"10.1109\/TCSII.2003.816940"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] T. Wang and G.C. Temes: \u201cLow-power parasitic-insensitive switched-capacitor integrator for delta-sigma ADCs,\u201d Electronics Letters <b>46<\/b> (2010) 1114 (DOI: 10.1049\/el.2010.1347).","DOI":"10.1049\/el.2010.1347"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Zhao, <i>et al<\/i>.: \u201cNovel current sensor based on parasitic inductance with adaptive compensation for parasitic resistance,\u201d IEEE Trans. Power Electron. <b>40<\/b> (2025) 6403 (DOI: 10.1109\/TPEL.2024.3435932).","DOI":"10.1109\/TPEL.2024.3435932"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Z.C. Tan, <i>et al<\/i>.: \u201cIncremental delta-sigma ADCs: a tutorial review,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>67<\/b> (2020) 4161 (DOI: 10.1109\/tcsi.2020.3033458).","DOI":"10.1109\/TCSI.2020.3033458"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] M.H. Chang and H.P. Huang: \u201cA novel offset cancellation based on parasitic-insensitive switched-capacitor sensing circuit for the out-of-plane single-gimbaled decoupled CMOS-MEMS gyroscope,\u201d Sensors <b>13<\/b> (2013) 3568 (DOI: 10.3390\/s130303568).","DOI":"10.3390\/s130303568"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/1\/23_22.20250505\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,10]],"date-time":"2026-01-10T03:29:29Z","timestamp":1768015769000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/1\/23_22.20250505\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,1,10]]},"references-count":30,"journal-issue":{"issue":"1","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250505","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,1,10]]},"article-number":"22.20250505"}}