{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,13]],"date-time":"2025-12-13T03:28:08Z","timestamp":1765596488671,"version":"3.48.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"23","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,12,10]]},"DOI":"10.1587\/elex.22.20250507","type":"journal-article","created":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T22:07:52Z","timestamp":1759961272000},"page":"20250507-20250507","source":"Crossref","is-referenced-by-count":0,"title":["Adder-free dynamic compensation for logarithmic multipliers based on minimum worst-case error"],"prefix":"10.1587","volume":"22","author":[{"given":"Yiqi","family":"Zhou","sequence":"first","affiliation":[{"name":"School of Electronic and Optical Engineering, Nanjing University of Science and Technology"}]},{"given":"Daying","family":"Sun","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Nanjing University of Science and Technology"}]},{"given":"Xiong","family":"Cheng","sequence":"additional","affiliation":[{"name":"School of Electronic and Optical Engineering, Nanjing University of Science and Technology"}]},{"given":"Wenhua","family":"Gu","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Nanjing University of Science and Technology"}]},{"given":"Li","family":"Li","sequence":"additional","affiliation":[{"name":"School of Microelectronics, Nanjing University of Science and Technology"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] H. Jiang, <i>et al<\/i>.: \u201cApproximate arithmetic circuits: a survey, characterization, and recent applications,\u201d Proc. IEEE <b>108<\/b> (2020) 2108 (DOI: 10.1109\/JPROC.2020.3006451).","DOI":"10.1109\/JPROC.2020.3006451"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Wu, <i>et al<\/i>.: \u201cA survey on approximate multiplier designs for energy efficiency: from algorithms to circuits,\u201d ACM Trans. Des. Autom. Electron. Syst. <b>29<\/b> (2024) 1 (DOI: 10.1145\/3610291).","DOI":"10.1145\/3610291"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] H. Mo, <i>et al<\/i>., \u201cLearning the error features of approximate multipliers for neural network applications,\u201d IEEE Trans. Comput. <b>73<\/b> (2024) 842 (DOI: 10.1109\/TC.2023.3345163).","DOI":"10.1109\/TC.2023.3345163"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] M. Ahmadinejad and M.H. Moaiyeri: \u201cEnergy- and quality-efficient approximate multipliers for neural network and image processing applications,\u201d IEEE Trans. Emerg. Topics <b>10<\/b> (2022) 1105 (DOI: 10.1109\/TETC.2021.3072666).","DOI":"10.1109\/TETC.2021.3072666"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] F. Sabetzadeh, <i>et al<\/i>.: \u201cAn ultra-efficient approximate multiplier with error compensation for error-resilient applications,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 776 (DOI: 10.1109\/TCSII.2022.3215065).","DOI":"10.1109\/TCSII.2022.3215065"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] L. Sayadi, <i>et al<\/i>.: \u201cTwo efficient approximate unsigned multipliers by developing new configuration for approximate 4:2 compressors,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>70<\/b> (2023) 1649 (DOI: 10.1109\/TCSI.2023.3242558).","DOI":"10.1109\/TCSI.2023.3242558"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] F. Sabetzadeh, <i>et al<\/i>.: \u201cA majority-based imprecise multiplier for ultra-efficient approximate image multiplication,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>66<\/b> (2019) 4200 (DOI: 10.1109\/TCSI.2019.2918241).","DOI":"10.1109\/TCSI.2019.2918241"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] T. Kong and S. Li: \u201cDesign and analysis of approximate 4-2 compressors for high-accuracy multipliers,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 1771 (DOI: 10.1109\/TVLSI.2021.3104145).","DOI":"10.1109\/TVLSI.2021.3104145"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] M. Ha and S. Lee: \u201cMultipliers with approximate 4-2 compressors and error recovery modules,\u201d IEEE Embed. Syst. Lett. <b>10<\/b> (2018) 6 (DOI: 10.1109\/LES.2017.2746084).","DOI":"10.1109\/LES.2017.2746084"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X. Zhang, <i>et al<\/i>.: \u201cTwo energy efficient unsigned approximate multipliers with N-4 compressors,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240189 (DOI: 10.1587\/elex.21.20240189).","DOI":"10.1587\/elex.21.20240189"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] L. Li, <i>et al<\/i>.: \u201cEnergy-efficient approximate multiplier with incomplete-sorted 4-2 compressor for neural network applications,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240587 (DOI: 10.1587\/elex.21.20240587).","DOI":"10.1587\/elex.21.20240587"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] V. Mrazek, <i>et al<\/i>.: \u201cDesign of power-efficient approximate multipliers for approximate artificial neural networks,\u201d ICCAD (2016) 1 (DOI: 10.1145\/2966986.2967021).","DOI":"10.1145\/2966986.2967021"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] J. Ma, <i>et al<\/i>.: \u201cApproximate logic synthesis using Boolean matrix factorization,\u201d IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. <b>41<\/b> (2022) 15 (DOI: 10.1109\/TCAD.2021.3054603).","DOI":"10.1109\/TCAD.2021.3054603"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] B. Liu, <i>et al<\/i>.: \u201cLayer-wise mixed-modes CNN processing architecture with double-stationary dataflow and dimension-reshape strategy,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>71<\/b> (2024) 4652 (DOI: 10.1109\/TCSI.2024.3434706).","DOI":"10.1109\/TCSI.2024.3434706"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] J. Ma and S. Reda: \u201cRUCA: RUntime configurable approximate circuits with self-correcting capability,\u201d ASP-DAC (2023) 140 (DOI: 10.1145\/3566097.3567888).","DOI":"10.1145\/3566097.3567888"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] J.N. Mitchell: \u201cComputer multiplication and division using binary logarithms,\u201d IRE Trans. Electron. Comput. <b>EC-11<\/b> (1962) 512 (DOI: 10.1109\/TEC.1962.5219391).","DOI":"10.1109\/TEC.1962.5219391"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Z. Babi\u0107, <i>et al<\/i>.: \u201cAn iterative logarithmic multiplier,\u201d MICPRO <b>35<\/b> (2011) 23 (DOI: 10.1016\/j.micpro.2010.07.001).","DOI":"10.1016\/j.micpro.2010.07.001"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] D. Nandan, <i>et al<\/i>.: \u201cAn efficient VLSI architecture design for logarithmic multiplication by using the improved operand decomposition,\u201d Integration <b>58<\/b> (2017) 134 (DOI: 10.1016\/j.vlsi.2017.02.003).","DOI":"10.1016\/j.vlsi.2017.02.003"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Z. Wang, <i>et al<\/i>.: \u201cEERA-DNN: an energy-efficient reconfigurable architecture for DNNs with hybrid bit-width and logarithmic multiplier,\u201d IEICE Electron. Express <b>15<\/b> (2018) 20180212 (DOI: 10.1587\/elex.15.20180212).","DOI":"10.1587\/elex.15.20180212"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Saadat, <i>et al<\/i>.: \u201cMinimally biased multipliers for approximate integer and floating-point multiplication,\u201d IEEE Trans. Comput.-Aided Designs Integr. Circuits Syst. <b>37<\/b> (2018) 2623 (DOI: 10.1109\/TCAD.2018.2857262).","DOI":"10.1109\/TCAD.2018.2857262"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] W. Liu, <i>et al<\/i>.: \u201cDesign and evaluation of approximate logarithmic multipliers for low power error-tolerant applications,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>65<\/b> (2018) 2856 (DOI: 10.1109\/TCSI.2018.2792902).","DOI":"10.1109\/TCSI.2018.2792902"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] P. Yin, <i>et al<\/i>.: \u201cDesign and analysis of energy-efficient dynamic range approximate logarithmic multipliers for machine learning,\u201d IEEE Trans. Sustain. Comput. <b>6<\/b> (2021) 612 (DOI: 10.1109\/TSUSC.2020.3004980).","DOI":"10.1109\/TSUSC.2020.3004980"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] L. Hou, <i>et al<\/i>.: \u201cAn accuracy reconfigurable vector accelerator based on approximate logarithmic multipliers,\u201d ASP-DAC (2022) 568 (DOI: 10.1109\/ASP-DAC52403.2022.9712504).","DOI":"10.1109\/ASP-DAC52403.2022.9712504"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M.S. Kim, <i>et al<\/i>.: \u201cEfficient Mitchell\u2019s approximate log multipliers for convolutional neural networks,\u201d IEEE Trans. Comput. <b>68<\/b> (2019) 660 (DOI: 10.1109\/TC.2018.2880742).","DOI":"10.1109\/TC.2018.2880742"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M.S. Ansari, <i>et al<\/i>.: \u201cA hardware-efficient logarithmic multiplier with improved accuracy,\u201d DATE (2019) 928 (DOI: 10.23919\/DATE.2019.8714868).","DOI":"10.23919\/DATE.2019.8714868"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M.S. Ansari, <i>et al<\/i>.: \u201cAn improved logarithmic multiplier for energy-efficient neural computing,\u201d IEEE Trans. Comput. <b>70<\/b> (2021) 614 (DOI: 10.1109\/TC.2020.2992113).","DOI":"10.1109\/TC.2020.2992113"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] R. Pilipovi\u0107, <i>et al<\/i>.: \u201cA two-stage operand trimming approximate logarithmic multiplier,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 2535 (DOI: 10.1109\/TCSI.2021.3069168).","DOI":"10.1109\/TCSI.2021.3069168"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] X. Wu, <i>et al<\/i>.: \u201cDesign of energy efficient logarithmic approximate multiplier,\u201d ICCS (2023) 129 (DOI: 10.1109\/ICCS59502.2023.10367339).","DOI":"10.1109\/ICCS59502.2023.10367339"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] Z. Niu, <i>et al<\/i>.: \u201cA logarithmic floating-point multiplier for the efficient training of neural networks,\u201d GLSVLSI (2021) 65 (DOI: 10.1145\/3453688.3461509).","DOI":"10.1145\/3453688.3461509"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] H. Kim, <i>et al<\/i>.: \u201cA cost-efficient iterative truncated logarithmic multiplication for convolutional neural networks,\u201d ARITH (2019) 108 (DOI: 10.1109\/ARITH.2019.00029).","DOI":"10.1109\/ARITH.2019.00029"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/23\/22_22.20250507\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,13]],"date-time":"2025-12-13T03:26:14Z","timestamp":1765596374000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/23\/22_22.20250507\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,10]]},"references-count":30,"journal-issue":{"issue":"23","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250507","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,12,10]]},"article-number":"22.20250507"}}