{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T04:26:47Z","timestamp":1764390407299,"version":"3.46.0"},"reference-count":36,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,11,25]]},"DOI":"10.1587\/elex.22.20250529","type":"journal-article","created":{"date-parts":[[2025,9,25]],"date-time":"2025-09-25T22:09:11Z","timestamp":1758838151000},"page":"20250529-20250529","source":"Crossref","is-referenced-by-count":0,"title":["Characterization of the single-event effect induced by heavy ions in 12-nm bulk FinFET SRAM using self-developed automatic particle beam adjusting equipment"],"prefix":"10.1587","volume":"22","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8143-9116","authenticated-orcid":false,"given":"Peipei","family":"Hao","sequence":"first","affiliation":[{"name":"National Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yinhong","family":"Luo","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fengqi","family":"Zhang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lili","family":"Ding","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yunhao","family":"Han","sequence":"additional","affiliation":[{"name":"College of Materials Science and Technology, Nanjing University of Aeronautics and Astronautics"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinshuai","family":"Jiang","sequence":"additional","affiliation":[{"name":"National Key Laboratory of Intense Pulsed Radiation Simulation and Effect, Northwest Institute of Nuclear Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] International Technology Roadmap for Semiconductors 2.0 (2015 Edition) Executive Report (2015) http:\/\/www.semiconductors.org\/main\/2015_international_technology_roadmap_for_semiconduct-ors_itrs\/."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] C. Piguet: \u201cLow-power and low-voltage CMOS digital design,\u201d Microelectron. Eng. <b>39<\/b> (1997) 179 (DOI: 10.1016\/S0167-9317(97)00175-5).","DOI":"10.1016\/S0167-9317(97)00175-5"},{"key":"3","unstructured":"[3] R.F. Lyon: \u201cCost, power, and parallelism in speech signal processing,\u201d IEEE CICC Conf. (1993) 15 (DOI: 10.1109\/CICC.1993.590718)."},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J.H. Chen, <i>et al<\/i>.: \u201cAn ultra-low-power memory with a subthreshold power supply voltage,\u201d IEEE J. Solid-State Circuits <b>41<\/b> (2006) 2344 (DOI: 10.1109\/JSSC.2006.881549).","DOI":"10.1109\/JSSC.2006.881549"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] R.W. Brodersen, <i>et al<\/i>.: \u201cDesign techniques for portable systems,\u201d 40th IEEE ISSCC Conf. (1993) 168 (DOI: 10.1109\/ISSCC.1993.280012).","DOI":"10.1109\/ISSCC.1993.280012"},{"key":"6","unstructured":"[6] M. Kakumu: \u201cProcess and device technologies of CMOS devices for low-voltage operation,\u201d IEICE Trans. Electronics <b>E76-C<\/b> (1993) 672."},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] A. Bellaouar, <i>et al<\/i>.: \u201cSupply voltage scaling for temperature insensitive CMOS circuit operation,\u201d IEEE Trans. Circuits Syst. II, Analog Dig. Sig. Proc. <b>45<\/b> (1998) 415 (DOI: 10.1109\/82.664253).","DOI":"10.1109\/82.664253"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] P. Hazucha and C. Svensson: \u201cImpact of CMOS technology scaling on the atmospheric neutron soft error rate,\u201d IEEE Trans. Nucl. Sci. <b>47<\/b> (2000) 2586 (DOI: 10.1109\/23.903813).","DOI":"10.1109\/23.903813"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] S. Pal and A. Islam: \u201c9-T SRAM cell for reliable ultralow-power applications and solving multibit soft-error issue,\u201d IEEE Trans. Device Mater. Reliab. <b>16<\/b> (2016) 172 (DOI: 10.1109\/TDMR.2016.2544780).","DOI":"10.1109\/TDMR.2016.2544780"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] Y.W. Chiu, <i>et al<\/i>.: \u201c40\u2006nm bit-interleaving 12T subthreshold SRAM with data-aware write-assist,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>61<\/b> (2014) 2578 (DOI: 10.1109\/TCSI.2014.2332267).","DOI":"10.1109\/TCSI.2014.2332267"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] A. Sachdeva and V.K. Tomar: \u201cCharacterization of stable 12T SRAM with improved critical charge,\u201d J. Circuit. Syst. and Comp. <b>31<\/b> (2021) 2250023 (DOI: 10.1142\/S0218126622500232).","DOI":"10.1142\/S0218126622500232"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] S.M. Jahinuzzaman, <i>et al<\/i>.: \u201cAn analytical model for soft error critical charge of nanometric SRAMs,\u201d IEEE Trans. Very Lagre Scale Integr. (VLSI) Syst. <b>17<\/b> (2009) 1187 (DOI: 10.1109\/TVLSI.2008.2003511).","DOI":"10.1109\/TVLSI.2008.2003511"},{"key":"13","unstructured":"[13] K. Saurabh: \u201cCircuit techniques for characterization of radiation-induced soft errors in advanced CMOS processes,\u201d Ph.D. Dissertation, University of Minnesota (2018)."},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A.L. Bosser, <i>et al<\/i>.: \u201cMethodologies for the statistical analysis of memory response to radiation,\u201d IEEE Trans. Nucl. Sci. <b>63<\/b> (2016) 2122 (DOI: 10.1109\/TNS.2016.2527781).","DOI":"10.1109\/TNS.2016.2527781"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] A. Pavlov and M. Sachdev: <i>CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies<\/i> (Springer, 2008) (DOI: 10.1007\/978-1-4020-8363-1).","DOI":"10.1007\/978-1-4020-8363-1"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] P.Y. Zhao, <i>et al<\/i>.: \u201cA capacitor-coupled stacked-based sense amplifier with enhanced offset tolerance for low power SRAM,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230484 (DOI: 10.1587\/elex.20.20230484).","DOI":"10.1587\/elex.20.20230484"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y.E. Choi, <i>et al<\/i>.: \u201cUltra-low power and 1.5\u2006bit\/cell ternary-SRAM stability modeling for always-on applications,\u201d IEICE Electron. Express <b>22<\/b> (2025) 20250042 (DOI: 10.1587\/elex.22.20250042).","DOI":"10.1587\/elex.22.20250042"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] H.M. Quinn, <i>et al<\/i>.: \u201cA test methodology for determining space readiness of Xilinx SRAM-based FPGA devices and designs,\u201d IEEE Trans. Instrum. Meas. <b>58<\/b> (2009) 3380 (DOI: 10.1109\/TIM.2009.2025469).","DOI":"10.1109\/TIM.2009.2025469"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] D.L. Hansen, <i>et al<\/i>.: \u201cCorrelation of prediction to on-orbit SEU performance for a commercial 0.25-<i>\u03bc<\/i>m CMOS SRAM,\u201d IEEE Trans. Nucl. Sci. <b>54<\/b> (2007) 2525 (DOI: 10.1109\/TNS.2007.908787).","DOI":"10.1109\/TNS.2007.908787"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] K. Padmapriya, <i>et al<\/i>.: \u201cDevelopment of configurable static random access memory (SRAM) for space applications,\u201d Fourth ICECCT Conf. (2021) 1 (DOI: 10.1109\/ICECCT52121.2021.9616927).","DOI":"10.1109\/ICECCT52121.2021.9616927"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] N. Bai, <i>et al<\/i>.: \u201cHighly stable soft-error immune SRAM with multi-node upset recovery for aerospace applications,\u201d Integration <b>92<\/b> (2023) 58 (DOI: 10.1016\/j.vlsi.2023.05.001).","DOI":"10.1016\/j.vlsi.2023.05.001"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Q. Wu, <i>et al<\/i>.: \u201cSupply voltage dependence of heavy ion induced SEEs on 65\u2006nm CMOS bulk SRAMs,\u201d IEEE Trans. Nucl. Sci. <b>62<\/b> (2015) 1898 (DOI: 10.1109\/TNS.2015.2454954).","DOI":"10.1109\/TNS.2015.2454954"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J.Y. Xu, <i>et al<\/i>.: \u201cExperimental investigation of SEUs induced by heavy ions in 28-nm FDSOI SRAMs,\u201d IEEE RADECS Conf. (2019) 1 (DOI: 10.1109\/RADECS47380.2019.9745645).","DOI":"10.1109\/RADECS47380.2019.9745645"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] L.C. Hao, <i>et al<\/i>.: \u201cRadiation-hardened 14T SRAM cell by polar design for space applications,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230083 (DOI: 10.1587\/elex.20.20230083).","DOI":"10.1587\/elex.20.20230083"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] J.T. Yu, <i>et al<\/i>.: \u201cEffect of supply voltage and body-biasing on single-event transient pulse quenching in bulk fin field-effect-transistor process,\u201d Chin. Phys. B <b>25<\/b> (2016) 049401 (DOI: 10.1088\/1674-1056\/25\/4\/049401).","DOI":"10.1088\/1674-1056\/25\/4\/049401"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] E. Simoen, <i>et al<\/i>.: \u201cRadiation effects in advanced multiple gate and silicon-on-insulator transistors,\u201d IEEE Trans. Nucl. Sci. <b>60<\/b> (2013) 1970 (DOI: 10.1109\/TNS.2013.2255313).","DOI":"10.1109\/TNS.2013.2255313"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] A. Haran, <i>et al<\/i>.: \u201cSingle event hard errors in SRAM under heavy ion irradiation,\u201d IEEE Trans. Nucl. Sci. <b>61<\/b> (2014) 2702 (DOI: 10.1109\/TNS.2014.2345697).","DOI":"10.1109\/TNS.2014.2345697"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] L. Scheick. \u201cMicrodose analysis of ion strikes on SRAM cells,\u201d IEEE Trans. Nucl. Sci. <b>50<\/b> (2003) 2399 (DOI: 10.1109\/TNS.2003.822130).","DOI":"10.1109\/TNS.2003.822130"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] L.Z. Scheick and G.M. Swift: \u201cDose and microdose measurement based on threshold shifts in MOSFET arrays in commerical SRAMs,\u201d IEEE Trans. Nucl. Sci. <b>49<\/b> (2002) 2810 (DOI: 10.1109\/TNS.2002.805445).","DOI":"10.1109\/TNS.2002.805445"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] A.B. Boruzdina, <i>et al<\/i>.: \u201cMicrodose effects in SRAM cells under heavy ion irradiation,\u201d 17th RADECS Conf. (2017) 1 (DOI: 10.1109\/RADECS.2017.8696109).","DOI":"10.1109\/RADECS.2017.8696109"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] J. Kim, <i>et al<\/i>.: \u201cCaution: abnormal variability due to terresttrial cosmic rays in scaled-down FinFETs,\u201d IEEE Trans. Electron Devices <b>66<\/b> (2019) 1887 (DOI: 10.1109\/TED.2019.2899056).","DOI":"10.1109\/TED.2019.2899056"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] Y. Xiong, <i>et al<\/i>.: \u201cResponse of 5-nm bulk FinFET SRAMs to extreme ionizing and non-ionizing doses,\u201d IEEE Trans. Nucl. Sci. <b>71<\/b> (2024) 437 (DOI: 10.1109\/TNS.2023.3334997).","DOI":"10.1109\/TNS.2023.3334997"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] M. Ceschia, <i>et al<\/i>.: \u201cHeavy ion irradiation of thin gate oxides,\u201d IEEE NSREC Conf. (2000) 1 (DOI: 10.1109\/23.903821).","DOI":"10.1109\/23.903821"},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] V.S. Kampati, <i>et al<\/i>.: \u201cDynamic voltage-dependent modeling of single event transients in CMOS ring oscillators,\u201d IEEE Trans. Nucl. Sci. <b>72<\/b> (2025) 1897 (DOI: 10.1109\/TNS.2025.3564513).","DOI":"10.1109\/TNS.2025.3564513"},{"key":"35","doi-asserted-by":"crossref","unstructured":"[35] K. Takeuchi, <i>et al<\/i>.: \u201cVoltage dependence of single-event cross sections of finFET SRAMs for low LET condition,\u201d IEEE Trans. Nucl. Sci. <b>70<\/b> (2023) 1755 (DOI: 10.1109\/TNS.2023.3295340).","DOI":"10.1109\/TNS.2023.3295340"},{"key":"36","doi-asserted-by":"crossref","unstructured":"[36] Y. Bai, <i>et al<\/i>.: \u201cEffect of LET and voltage on heavy-ion induced charge collection in bulk FinFET device,\u201d 5th ICREED Conf. (2023) 1 (DOI: 10.1109\/ICREED59404.2023.10390770).","DOI":"10.1109\/ICREED59404.2023.10390770"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/22\/22_22.20250529\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T03:23:55Z","timestamp":1764386635000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/22\/22_22.20250529\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,25]]},"references-count":36,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250529","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,11,25]]},"article-number":"22.20250529"}}