{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T17:30:53Z","timestamp":1772645453536,"version":"3.50.1"},"reference-count":43,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"22","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,11,25]]},"DOI":"10.1587\/elex.22.20250532","type":"journal-article","created":{"date-parts":[[2025,9,23]],"date-time":"2025-09-23T22:05:56Z","timestamp":1758665156000},"page":"20250532-20250532","source":"Crossref","is-referenced-by-count":1,"title":["Dynamic adjustment of optimal sampling phase for non-source-synchronous parallel interfaces in FPGA systems"],"prefix":"10.1587","volume":"22","author":[{"given":"Juhe","family":"Ma","sequence":"first","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Dejun","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Huixiong","family":"Ruan","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hongyu","family":"Jia","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zexin","family":"Han","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jieheng","family":"Wang","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong","family":"Liu","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Luo","sequence":"additional","affiliation":[{"name":"School of Optoelectronic Science and Engineering, University of Electronic Science and Technology of China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","unstructured":"[1] Xilinx: \u201cEfficient 8X oversampling asynchronous serial data recovery using IDELAY,\u201d Xilinx Application Note XAPP861 Version 1.1 (2007) 1."},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] P.S. Preetha and M. Sasikala: \u201cDesign of asynchronous low-complexity SSVEP-based brain control interface speller,\u201d Computers in Biology and Medicine <b>190<\/b> (2025) 110062 (DOI: 10.1016\/j.compbiomed.2025.110062).","DOI":"10.1016\/j.compbiomed.2025.110062"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] W. Ji, <i>et al<\/i>.: \u201cDesign of 4-channel asynchronous serial communications interface,\u201d Proc. 8th Int. Conf. Electron. Meas. Instrum. (2007) 4-891 (DOI: 10.1109\/ICEMI.2007.4351287).","DOI":"10.1109\/ICEMI.2007.4351287"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Gua and G.-F. Ren: \u201cThe design of asynchronous serial interface detection apparatus,\u201d Proc. Int. Conf. Comput., Meas., Control Sensor Netw. (2012) 152 (DOI: 10.1109\/CMCSN.2012.39).","DOI":"10.1109\/CMCSN.2012.39"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] F.A. Samman, <i>et al<\/i>.: \u201cHigh performance asynchronous bit-level parallel interface for board-to-board inter processor communication,\u201d Proc. Int. Semin. Intell. Technol. Appl. (2017) 372 (DOI: 10.1109\/ISITIA.2017.8124112).","DOI":"10.1109\/ISITIA.2017.8124112"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Pontes, <i>et al<\/i>.: \u201cSCAFFI: an intrachip fpga asynchronous interface based on hard macros,\u201d Proc. 25th Int. Conf. Comput. Des. (2007) 541 (DOI: 10.1109\/ICCD.2007.4601950).","DOI":"10.1109\/ICCD.2007.4601950"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] L. Ye, <i>et al<\/i>.: \u201cPower and signal integrity challenges in the detachable bidirectional instrument bus design,\u201d Proc. Asia Pac. Int. Symp. Electromagn. Compat. (2016) 414 (DOI: 10.1109\/APEMC.2016.7522754).","DOI":"10.1109\/APEMC.2016.7522754"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] X.P. Chen: \u201cAnalysis and application for integrity of PCB signal,\u201d Proc. IEEE Int. Conf. Inf. Financ. Eng (2010) 328 (DOI: 10.1109\/ICIFE.2010.5609313).","DOI":"10.1109\/ICIFE.2010.5609313"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Kim and E. Li: \u201cSpecial issue on PCB level signal integrity, power integrity, and EMC,\u201d IEEE Trans. Electromagn. Compat. <b>52<\/b> (2010) 246 (DOI: 10.1109\/TEMC.2010.2049073).","DOI":"10.1109\/TEMC.2010.2049073"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] J. Liu, <i>et al<\/i>.: \u201cAnalysis of power supply and signal integrity of high-speed PCB board,\u201d Proc. IEEE Joint Int. Inf. Technol. Artif. Intell. Conf. (2019) 412 (DOI: 10.1109\/itaic.2019.8785842).","DOI":"10.1109\/ITAIC.2019.8785842"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] J. Fan, <i>et al<\/i>.: \u201cSignal integrity design for high-speed digital circuits: progress and directions,\u201d IEEE Trans. Electromagn. Compat. <b>52<\/b> (2010) 392 (DOI: 10.1109\/TEMC.2010.2045381).","DOI":"10.1109\/TEMC.2010.2045381"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Z. Zhou: \u201cSignal integrity analysis of electronic circuits based on machine learning,\u201d Proc. IEEE Int. Conf. Autom. Electron. Electr. Eng. (2024) 861 (DOI: 10.1109\/AUTEEE62881.2024.10869746).","DOI":"10.1109\/AUTEEE62881.2024.10869746"},{"key":"13","unstructured":"[13] Y. Luo: \u201cKey technologies research of automatic optical inspection system based on CIS,\u201d Ph.D. Dissertation, University of Electronic Science and Technology of China (2014)."},{"key":"14","unstructured":"[14] J.Y. Wei, <i>et al<\/i>.: \u201cUltra-length CIS image acquisition system based on FPGA,\u201d Commun. Technol. <b>42<\/b> (2009) 298 (DOI: 10.3969\/j.issn.1002-0802.2009.02.103)"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] X. Lu, <i>et al<\/i>.: \u201cImage reconstruction for color contact image sensor (CIS),\u201d Signal Image Video Process. <b>13<\/b> (2019) 95 (DOI: 10.1007\/s11760-018-1333-6).","DOI":"10.1007\/s11760-018-1333-6"},{"key":"16","unstructured":"[16] Holtek Semiconductor Inc.: \u201cHT82V48 6-channel, 16-bit, 120\u2006MSPS CIS analog signal processor technical manual,\u201d Version 1.0 (2020)."},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] S. Waziry, <i>et al<\/i>.: \u201cPerformance comparison of machine learning driven approaches for classification of complex noises in quick response code images,\u201d Heliyon <b>9<\/b> (2023) e15108 (DOI: 10.1016\/j.heliyon.2023.e15108).","DOI":"10.1016\/j.heliyon.2023.e15108"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] C. Wang, <i>et al<\/i>.: \u201cHIWANet: a high imperceptibility watermarking attack network,\u201d Eng. Appl. Artif. Intell. <b>133<\/b> (2024) 108039 (DOI: 10.1016\/j.engappai.2024.108039).","DOI":"10.1016\/j.engappai.2024.108039"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] A.K. Bhandari, <i>et al<\/i>.: \u201cIntrascale windowing-based cuckoo search-optimized sub-band thresholding for satellite image denoising,\u201d Arab. J. Geosci. <b>13<\/b> (2020) 16 (DOI: 10.1007\/s12517-020-05798-6).","DOI":"10.1007\/s12517-020-05798-6"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] S. Bagheri Baba Ahmadi, <i>et al<\/i>.: \u201cAn intelligent and blind image watermarking scheme based on hybrid SVD transforms using human visual system characteristics,\u201d Vis. Comput. <b>37<\/b> (2020) 385 (DOI: 10.1007\/s00371-020-01808-6).","DOI":"10.1007\/s00371-020-01808-6"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] B. Meng, <i>et al.<\/i>: \u201cEncryption-then-embedding-based hybrid data hiding scheme for medical images,\u201d J. King Saud Univ. Comput. Inf. Sci. <b>36<\/b> (2024) 101932 (DOI: 10.1016\/j.jksuci.2024.101932).","DOI":"10.1016\/j.jksuci.2024.101932"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] Y. Zhou, <i>et al<\/i>.: \u201cRWRoute: an open-source timing-driven router for commercial FPGAs,\u201d ACM Trans. Reconfigurable Technol. Syst. <b>15<\/b> (2021) 1 (DOI: 10.1145\/3491236).","DOI":"10.1145\/3491236"},{"key":"23","unstructured":"[23] L. Zhang, <i>et al<\/i>.: \u201cPLL dynamic reconfiguration design and implementation based on FPGA,\u201d Electron. Sci. Technol. <b>21<\/b> (2008) 37."},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] E. Kilada, <i>et al<\/i>.: \u201cFPGA implementation of a fully digital CDR for plesiochronous clocking systems,\u201d International Conference on Microelectronics (2007) 299 (DOI: 10.1109\/icm.2007.4497715).","DOI":"10.1109\/ICM.2007.4497715"},{"key":"25","unstructured":"[25] F. Marini, <i>et al<\/i>.: \u201cFPGA implementation of an NCO based CDR for the JUNO front-end electronics,\u201d IEEE Trans. Nucl. Sci. <b>68<\/b> (2021) 1952 (DOI: 10.1109\/TNS.2021.3084446)."},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] J. Han, <i>et al<\/i>.: \u201c0.6-2.7-Gb\/s referenceless parallel CDR with a stochastic dispersion-tolerant frequency acquisition technique,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>22<\/b> (2014) 1219 (DOI: 10.1109\/TVLSI.2013.2268862).","DOI":"10.1109\/TVLSI.2013.2268862"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Soh and W. Wong: \u201cA 2.5-12.5\u2006Gbps interpolator-based clock and data recovery circuit for FPGA,\u201d Proc. 4th Asia Symp. Qual. Electron. Des. (2012) 373 (DOI: 10.1109\/ACQED.2012.6320515).","DOI":"10.1109\/ACQED.2012.6320515"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] L. Zhang, <i>et al<\/i>.: \u201cA data and clock recovery circuit for gigabit Ethernet,\u201d Proc. IEEE 14th Int. Conf. Commun., Circuits Syst. (2025) 226 (DOI: 10.1109\/ICCCAS65806.2025.11102357).","DOI":"10.1109\/ICCCAS65806.2025.11102357"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] K. Min and C. Yoo: \u201cA 1.62\/2.7\u2006Gbps clock and data recovery with pattern based frequency detector for displayport,\u201d IEEE Trans. Consum. Electron. <b>56<\/b> (2010) 2032 (DOI: 10.1109\/TCE.2010.5681067).","DOI":"10.1109\/TCE.2010.5681067"},{"key":"30","unstructured":"[30] Xilinx: \u201c7 series FPGAs SelectIO resources user guide,\u201d UG471 Version 1.10 (2018) 1."},{"key":"31","unstructured":"[31] Xilinx: \u201c7 series FPGAs clocking resources user guide,\u201d UG472 Version 1.14 (2018) 1."},{"key":"32","unstructured":"[32] J.F. Wakerly: <i>Digital Design: Principles and Practices<\/i> (Pearson Education, 2005) 4th ed. 224."},{"key":"33","unstructured":"[33] D. Criado Cruz, <i>et al<\/i>.: \u201cMetastability analysis of two stages synchronizer synthesized in FPGA Cyclone III and Cyclone V,\u201d RIELAC <b>42<\/b> (2021) 34."},{"key":"34","doi-asserted-by":"crossref","unstructured":"[34] J. Kalisz and Z. Jachna: \u201cMetastability tests of flip-flops in programmable digital circuits,\u201d Microelectron. J. <b>37<\/b> (2006) 174 (DOI: 10.1016\/j.mejo.2005.04.042).","DOI":"10.1016\/j.mejo.2005.04.042"},{"key":"35","unstructured":"[35] ITU-T: \u201cO.150: General requirements for instrumentation for performance measurements on digital transmission equipment,\u201d ITU-T Recommendation (1996)."},{"key":"36","unstructured":"[36] TDK Corporation: \u201cBasic knowledge of EMC standards,\u201d TDK EMC Technology Handbook (2018) 15."},{"key":"37","doi-asserted-by":"crossref","unstructured":"[37] J.K. Bhandari, <i>et al<\/i>.: \u201cEnhancing FPGA testing efficiency: a PRBS-based approach for DSP slices and multipliers,\u201d Int. J. Electr. Electron. Res. <b>12<\/b> (2024) 139 (DOI: 10.37391\/ijeer.120120).","DOI":"10.37391\/IJEER.120120"},{"key":"38","doi-asserted-by":"crossref","unstructured":"[38] J. Ramasamy and D. Samiappan: \u201cA modified PRBS: vertical stacked LFSR primitive polynomial for secure data communication,\u201d Procedia Comput. Sci. <b>215<\/b> (2022) 947 (DOI: 10.1016\/j.procs.2022.12.097).","DOI":"10.1016\/j.procs.2022.12.097"},{"key":"39","doi-asserted-by":"crossref","unstructured":"[39] A.P. Sen and N.K. Rout: \u201cProbabilistic decision based improved trimmed median filter to remove high-density salt and pepper noise,\u201d Pattern Recognit. Image Anal. <b>30<\/b> (2020) 401 (DOI: 10.1134\/s1054661820030244).","DOI":"10.1134\/S1054661820030244"},{"key":"40","doi-asserted-by":"crossref","unstructured":"[40] W. Liang, <i>et al<\/i>.: \u201cMultiparent fractal image coding-based methods for salt-and-pepper noise removal,\u201d Fractals <b>32<\/b> (2024) 2450012 (DOI: 10.1142\/S0218348X24500129).","DOI":"10.1142\/S0218348X24500129"},{"key":"41","doi-asserted-by":"crossref","unstructured":"[41] J. Fu, <i>et al<\/i>.: \u201cSchottky infrared detectors with optically tunable barriers beyond the internal photoemission limit,\u201d Innovation <b>5<\/b> (2024) 100600 (DOI: 10.1016\/j.xinn.2024.100600).","DOI":"10.1016\/j.xinn.2024.100600"},{"key":"42","doi-asserted-by":"crossref","unstructured":"[42] J. Fu, <i>et al<\/i>.: \u201cBionic visual-audio photodetectors with in-sensor perception and preprocessing,\u201d Sci. Adv. <b>10<\/b> (2024) eadk8199 (DOI: 10.1126\/sciadv.adk8199).","DOI":"10.1126\/sciadv.adk8199"},{"key":"43","doi-asserted-by":"crossref","unstructured":"[43] H. Jiang, <i>et al<\/i>.: \u201cSynergistic-potential engineering enables high-efficiency graphene photodetectors for near- to mid-infrared light,\u201d Nat. Commun. <b>15<\/b> (2024) 1225 (DOI: 10.1038\/s41467-024-45498-3).","DOI":"10.1038\/s41467-024-45498-3"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/22\/22_22.20250532\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,11,29]],"date-time":"2025-11-29T03:23:54Z","timestamp":1764386634000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/22\/22_22.20250532\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,25]]},"references-count":43,"journal-issue":{"issue":"22","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250532","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,25]]},"article-number":"22.20250532"}}