{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T04:46:10Z","timestamp":1766810770754,"version":"3.48.0"},"reference-count":30,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"24","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2025,12,25]]},"DOI":"10.1587\/elex.22.20250544","type":"journal-article","created":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T22:06:54Z","timestamp":1761689214000},"page":"20250544-20250544","source":"Crossref","is-referenced-by-count":0,"title":["An 8-bit 1-GHz SAR ADC with charge-sharing sampling and embedded auto-zero comparator for ultra-high-speed wireline systems"],"prefix":"10.1587","volume":"22","author":[{"given":"Jiang","family":"Xu","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of the Chinese Academy of Sciences"}]},{"given":"Xuqiang","family":"Zheng","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Zedong","family":"Wang","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of the Chinese Academy of Sciences"}]},{"given":"Hua","family":"Xu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of the Chinese Academy of Sciences"}]},{"given":"Wenxiang","family":"Zhen","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Xuan","family":"Guo","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}]},{"given":"Xinyu","family":"Liu","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] D. Pfaff, <i>et al.<\/i>: \u201cA 224\u2006Gb\/s 3\u2006pJ\/b 40\u2006dB insertion loss transceiver in 3\u2006nm FinFET CMOS,\u201d ISSCC Dig. Tech. Papers (2024) 128 (DOI: 10.1109\/ISSCC49657.2024.10454537).","DOI":"10.1109\/JSSC.2024.3466092"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y.-P. Lin, <i>et al.<\/i>: \u201cA 2.16\u2006pJ\/b 112\u2006Gb\/s PAM-4 transceiver with time-interleaved 2b\/3b ADCs and unbalanced baud-rate CDR for XSR applications in 28\u2006nm CMOS,\u201d ISSCC Dig. Tech. Papers (2024) 136 (DOI: 10.1109\/ISSCC49657.2024.10454418).","DOI":"10.1109\/ISSCC49657.2024.10454418"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] B. Ye, <i>et al.<\/i>: \u201cA 2.29-pJ\/b 112-Gb\/s wireline transceiver with RX four-tap FFE for medium-reach applications in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 19 (DOI: 10.1109\/JSSC.2022.3223052).","DOI":"10.1109\/JSSC.2022.3223052"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] H. Xu, <i>et al.<\/i>: \u201cA high-output-swing 64-Gb\/s PAM-4 transmitter with a 4-tap hybrid FFE in 28-nm CMOS,\u201d IEICE Electron. Express <b>18<\/b> (2024) 20240104 (DOI: 10.1587\/elex.21.20240104).","DOI":"10.1587\/elex.21.20240104"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] P. Mishra, <i>et al.<\/i>: \u201cA 112\u2006Gb\/s ADC-DSP-based PAM-4 transceiver for long-reach applications with &gt; 40\u2006dB channel loss in 7\u2006nm FinFET,\u201d ISSCC Dig. Tech. Papers (2021) 138 (DOI: 10.1109\/ISSCC42613.2021.9365929).","DOI":"10.1109\/ISSCC42613.2021.9365929"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] Z. Guo, <i>et al.<\/i>: \u201cA 112.5\u2006Gb\/s ADC-DSP-based PAM-4 long-reach transceiver with &gt; 50\u2006dB channel loss in 5\u2006nm FinFET,\u201d ISSCC Dig. Tech. Papers (2022) 116 (DOI: 10.1109\/ISSCC42614.2022.9731650).","DOI":"10.1109\/ISSCC42614.2022.9731650"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Frans, <i>et al.<\/i>: \u201cA 56-Gb\/s PAM4 wireline transceiver using a 32-way time-interleaved SAR ADC in 16-nm FinFET,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 1101 (DOI: 10.1109\/JSSC.2016.2632300).","DOI":"10.1109\/JSSC.2016.2632300"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] D.C. Daly and A.P. Chandrakasan: \u201cA 6-bit, 0.2\u2006V to 0.9\u2006V highly digital flash ADC with comparator redundancy,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 3030 (DOI: 10.1109\/JSSC.2009.2032699).","DOI":"10.1109\/JSSC.2009.2032699"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] Q. Su, <i>et al.<\/i>: \u201cA high-speed single channel reconfigurable 1-GS\/s to 1.5-GS\/s, 8-bit to 6-bit SAR ADC in 28\u2006nm CMOS,\u201d IEICE Electron. Express <b>22<\/b> (2025) 20250220 (DOI: 10.1587\/elex.22.20250220).","DOI":"10.1587\/elex.22.20250220"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] X.S. Hou, <i>et al.<\/i>: \u201cA 12-bit 50\u2006MS\/s SAR ADC with non-binary split capacitive DAC in 40\u2006nm CMOS,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20240311 (DOI: 10.1587\/elex.21.20240311).","DOI":"10.1587\/elex.21.20240311"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] H.-Y. Tai, <i>et al.<\/i>: \u201cA 0.85\u2006fJ\/conversion-step 10b 200\u2006kS\/s subranging SAR ADC in 40\u2006nm CMOS,\u201d ISSCC Dig. Tech. Papers (2014) (DOI: 10.1109\/ISSCC.2014.6757397).","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Q. Yu, <i>et al.<\/i>: \u201cA 9.08 ENOB 10b 400\u2006MS\/s subranging SAR ADC with subsetted CDAC and PDAS in 40\u2006nm CMOS,\u201d ESSCIRC Dig. Tech. Papers (2021) 391 (DOI: 10.1109\/ESSCIRC53450.2021.9567859).","DOI":"10.1109\/ESSCIRC53450.2021.9567859"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] C. Nani, <i>et al.<\/i>: \u201cA 5-nm 60-GS\/s 7b 64-way time interleaved partial loop unrolled SAR ADC achieving 35.2\u2006dB SNDR up to 32\u2006GHz,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2025) 1210 (DOI: 10.1109\/JSSC.2024.3517333).","DOI":"10.1109\/JSSC.2024.3517333"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] A. Akkaya, <i>et al.<\/i>: \u201cAn 8-bit 800\u2006MS\/s loop-unrolled SAR ADC with common-mode adaptive background offset calibration in 28\u2006nm FDSOI,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 2766 (DOI: 10.1109\/TCSI.2021.3074039).","DOI":"10.1109\/TCSI.2021.3074039"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] P.-J. Peng, <i>et al.<\/i>: \u201cAn 8-bit 1-GS\/s asynchronous loop-unrolled SAR-flash ADC with complementary dynamic amplifiers in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2020) 1216 (DOI: 10.1109\/JSSC.2020.3044624).","DOI":"10.1109\/JSSC.2020.3044624"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] L. Chen, <i>et al.<\/i>: \u201cA 0.95-mW 6-b 700-MS\/s single-channel loop-unrolled SAR ADC in 40-nm CMOS,\u201d IEEE Trans. Circuit Syst. II, Exp. Briefs <b>64<\/b> (2017) 244 (DOI: 10.1109\/TCSII.2016.2559513).","DOI":"10.1109\/TCSII.2016.2559513"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] L. Kull, <i>et al.<\/i>: \u201cA 3.1\u2006mW 8b 1.2\u2006GS\/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32\u2006nm digital SOI CMOS,\u201d IEEE J. Solid State Circuits <b>48<\/b> (2013) 3048 (DOI: 10.1109\/JSSC.2013.2279571).","DOI":"10.1109\/JSSC.2013.2279571"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] Y.-C. Lien, <i>et al.<\/i>: \u201cA 4.5-mW 8-b 750-MS\/s 2-b\/step asynchronous subranged SAR ADC in 28-nm CMOS technology,\u201d VLSIC Dig. Tech. Papers (2012) 88 (DOI: 10.1109\/VLSIC.2012.6243803).","DOI":"10.1109\/VLSIC.2012.6243803"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] Z. Cao, <i>et al.<\/i>: \u201cA 32\u2006mW 1.25\u2006GS\/s 6b 2b\/step SAR ADC in 0.13\u2006<i>\u03bc<\/i>m CMOS,\u201d IEEE J. Solid-State Circuits <b>44<\/b> (2009) 862 (DOI: 10.1109\/JSSC.2008.2012329).","DOI":"10.1109\/JSSC.2008.2012329"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] H. Wei, <i>et al.<\/i>: \u201cAn 8-b 400-MS\/s 2-b-per-cycle SAR ADC with resistive DAC,\u201d IEEE J. Solid-State Circuits <b>47<\/b> (2012) 2763 (DOI: 10.1109\/JSSC.2012.2214181).","DOI":"10.1109\/JSSC.2012.2214181"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M.H.M. Larijani, <i>et al.<\/i>: \u201cA 2-bit\/step SAR ADC structure with one radix-4 DAC,\u201d IEICE Electron. Express <b>9<\/b> (2012) 840 (DOI: 10.1587\/elex.9.840).","DOI":"10.1587\/elex.9.840"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] A. Sanyal and N. Sun: \u201cSAR ADC architecture with 98% reduction in switching energy over conventional scheme,\u201d Electronics Letters <b>49<\/b> (2013) 248 (DOI: 10.1049\/el.2012.3900).","DOI":"10.1049\/el.2012.3900"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] S.-S. Wong, <i>et al.<\/i>: \u201cA 2.3\u2006mW 10-bit 170\u2006MS\/s two-step binary-search assisted time-interleaved SAR ADC,\u201d IEEE J. Solid-State Circuits <b>48<\/b> (2013) 1783 (DOI: 10.1109\/JSSC.2013.2258832).","DOI":"10.1109\/JSSC.2013.2258832"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] P. Nuzzo, <i>et al.<\/i>: \u201cNoise analysis of regenerative comparators for reconfigurable ADC architectures,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>55<\/b> (2008) 1441 (DOI: 10.1109\/TCSI.2008.917991).","DOI":"10.1109\/TCSI.2008.917991"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] K. Ragab, <i>et al.<\/i>: \u201cA 1.4\u2006mW 8b 350\u2006MS\/s loop-unrolled SAR ADC with background offset calibration in 40\u2006nm CMOS,\u201d ESSCIRC Dig. Tech. Papers (2016) 417 (DOI: 10.1109\/ESSCIRC.2016.7598330).","DOI":"10.1109\/ESSCIRC.2016.7598330"},{"key":"26","unstructured":"[26] Y.-Z. Lin, <i>et al.<\/i>: \u201cA 8.2-mW 10-b 1.6-GS\/s 4x TI SAR ADC with fast reference charge neutralization and background timing-skew calibration in 16-nm CMOS,\u201d Proc. IEEE Symp. VLSI Circuits (VLSI-Circuits) (2016) (DOI: 10.1109\/VLSIC.2016.7573536)."},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] D. Li, <i>et al.<\/i>: \u201cA 7-bit 900-MS\/s 2-then-3-bit\/cycle SAR ADC with background offset calibration,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3051 (DOI: 10.1109\/JSSC.2020.3011753).","DOI":"10.1109\/JSSC.2020.3011753"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] J. Li, <i>et al.<\/i>: \u201cAn 8b 1\u2006GS\/s SAR ADC with metastability-based resolution\/speed enhancement and self-tuning delay achieving 47.2\u2006dB SNDR at Nyquist input,\u201d Proc. IEEE Custom Integr. Circuits Conf. (2024) (DOI: 10.1109\/CICC60959.2024.10529030).","DOI":"10.1109\/JSSC.2025.3586235"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] G. Wang, <i>et al.<\/i>: \u201cA 43.6-dB SNDR 1-GS\/s 3.2-mW SAR ADC with background-calibrated fine and coarse comparators in 28-nm CMOS,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>27<\/b> (2019) 1998 (DOI: 10.1109\/TVLSI.2019.2912887).","DOI":"10.1109\/TVLSI.2019.2912887"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] D.-R. Oh, <i>et al.<\/i>: \u201cAn 8-bit 1-GS\/s asynchronous loop-unrolled SAR-flash ADC with complementary dynamic amplifiers in 28-nm CMOS,\u201d IEEE J. Solid-State Circuits <b>56<\/b> (2021) 1216 (DOI: 10.1109\/JSSC.2020.3044624).","DOI":"10.1109\/JSSC.2020.3044624"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/24\/22_22.20250544\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,12,27]],"date-time":"2025-12-27T03:26:39Z","timestamp":1766805999000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/22\/24\/22_22.20250544\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,12,25]]},"references-count":30,"journal-issue":{"issue":"24","published-print":{"date-parts":[[2025]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250544","relation":{},"ISSN":["1349-2543"],"issn-type":[{"type":"electronic","value":"1349-2543"}],"subject":[],"published":{"date-parts":[[2025,12,25]]},"article-number":"22.20250544"}}