{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T04:15:41Z","timestamp":1771042541841,"version":"3.50.1"},"reference-count":33,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,2,10]]},"DOI":"10.1587\/elex.22.20250586","type":"journal-article","created":{"date-parts":[[2025,12,10]],"date-time":"2025-12-10T22:07:59Z","timestamp":1765404479000},"page":"20250586-20250586","source":"Crossref","is-referenced-by-count":0,"title":["A 13-bit 200-MS\/s separated kT\/C noise canceled pipelined SAR ADC with hybrid dynamic amplifier"],"prefix":"10.1587","volume":"23","author":[{"given":"Jiayin","family":"Song","sequence":"first","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yi","family":"Zhan","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shushan","family":"Qiao","sequence":"additional","affiliation":[{"name":"Institute of Microelectronics of the Chinese Academy of Sciences"},{"name":"University of Chinese Academy of Sciences"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] Y. Lim and M.P. Flynn: \u201cA 100\u2006MS\/s, 10.5\u2006bit, 2.46\u2006mW comparator-less pipeline ADC using self-biased ring amplifiers,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2331 (DOI: 10.1109\/JSSC.2015.2453332).","DOI":"10.1109\/JSSC.2015.2453332"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] Y. Lim and M.P. Flynn: \u201cA 1\u2006mW 71.5\u2006dB SNDR 50\u2006MS\/s 13\u2006bit fully differential ring amplifier based SAR-assisted pipeline ADC,\u201d IEEE J. Solid-State Circuits <b>50<\/b> (2015) 2901 (DOI: 10.1109\/JSSC.2015.2463094).","DOI":"10.1109\/JSSC.2015.2463094"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] J.-C. Wang and T.-H. Kuo: \u201cA 72-dB SNDR 130-MS\/s 0.8-mW pipelined-SAR ADC using a distributed averaging correlated level shifting ring amplifier,\u201d IEEE J. Solid-State Circuits <b>57<\/b> (2022) 3794 (DOI: 10.1109\/JSSC.2022.3196743).","DOI":"10.1109\/JSSC.2022.3196743"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] J.-C. Wang, <i>et al<\/i>.: \u201cA calibration-free 14-b 0.7-mW 100-MS\/s pipelined-SAR ADC using a weighted-averaging correlated level shifting technique,\u201d IEEE J. Solid-State Circuits <b>55<\/b> (2020) 3271 (DOI: 10.1109\/JSSC.2020.3015863).","DOI":"10.1109\/JSSC.2020.3015863"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] W. Jiang, <i>et al<\/i>.: \u201cA 14b 500\u2006MS\/s single-channel pipelined-SAR ADC with reference ripple mitigation techniques and adaptively biased floating inverter amplifier,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 2709 (DOI: 10.1109\/JSSC.2023.3290119).","DOI":"10.1109\/JSSC.2023.3290119"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] J. Hao, <i>et al<\/i>.: \u201cA 14b 180\u2006MS\/s pipeline-SAR ADC with adaptive-region-selection technique and gain error calibration,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2023) 16 (DOI: 10.1109\/TCSII.2023.3296453).","DOI":"10.1109\/TCSII.2023.3296453"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] W. Jiang, <i>et al<\/i>.: \u201c3.2 A 7.6\u2006mW 1\u2006GS\/s 60\u2006dB SNDR single-channel SAR-assisted pipelined ADC with temperature-compensated dynamic Gm-R-based amplifier,\u201d ISSCC Dig. Tech. Papers (2019) 60 (DOI: 10.1109\/ISSCC.2019.8662524).","DOI":"10.1109\/ISSCC.2019.8662524"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] Y. Zhu, <i>et al<\/i>.: \u201cA 10-bit 100-MS\/s reference-free SAR ADC in 90\u2006nm CMOS,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1111 (DOI: 10.1109\/JSSC.2010.2048498).","DOI":"10.1109\/JSSC.2010.2048498"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] C.-C. Liu, <i>et al<\/i>.: \u201cA 1\u2006V 11\u2006fJ\/conversion-step 10\u2006bit 10MS\/s asynchronous SAR ADC in 0.18\u2006<i>\u03bc<\/i>m CMOS,\u201d IEEE Symposium on VLSI Circuits (2010) 241 (DOI: 10.1109\/VLSIC.2010.5560283).","DOI":"10.1109\/VLSIC.2010.5560283"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] M. Gu, <i>et al<\/i>.: \u201c24.1 A 12b 3\u2006GS\/s pipelined ADC with gated-LMS-based piecewise-linear nonlinearity calibration,\u201d ISSCC Dig. Tech. Papers (2025) (DOI: 10.1109\/ISSCC49661.2025.10904536).","DOI":"10.1109\/ISSCC49661.2025.10904536"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] P. Yang, <i>et al<\/i>.: \u201cA 14-bit 4\u2006GS\/s two-way interleaved pipelined ADC with aperture error tunning,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>71<\/b> (2024) 2961 (DOI: 10.1109\/TCSII.2024.3355739).","DOI":"10.1109\/TCSII.2024.3355739"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] D. Gubbins, <i>et al<\/i>.: \u201cContinuous-time input pipeline ADCs,\u201d IEEE J. Solid-State Circuits <b>45<\/b> (2010) 1456 (DOI: 10.1109\/JSSC.2010.2048137).","DOI":"10.1109\/JSSC.2010.2048137"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] H. Shibata, <i>et al<\/i>.: \u201cA 9-GS\/s 1.125-GHz BW oversampling continuous-time pipeline ADC achieving -164-dBFS\/Hz NSD,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 3219 (DOI: 10.1109\/JSSC.2017.2747128).","DOI":"10.1109\/JSSC.2017.2747128"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] L. Shen, <i>et al<\/i>.: \u201cA two-step ADC with a continuous-time SAR-based first stage,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 3375 (DOI: 10.1109\/JSSC.2019.2933951).","DOI":"10.1109\/JSSC.2019.2933951"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] R. Kapusta, <i>et al<\/i>.: \u201cA 4-channel 20-to300\u2006Mpixel\/s analog front-end with sampled thermal noise below kT\/C for digital SLR cameras,\u201d ISSCC Dig. Tech. Papers (2009) 42 (DOI: 10.1109\/ISSCC.2009.4977298).","DOI":"10.1109\/ISSCC.2009.4977298"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] Z. Li, <i>et al<\/i>.: \u201cA SAR ADC with reduced kT\/C noise by decoupling noise PSD and BW,\u201d IEEE Symposium on VLSI Circuits (2020) (DOI: 10.1109\/VLSICircuits18222.2020.9162846).","DOI":"10.1109\/VLSICircuits18222.2020.9162846"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] R. Kapusta, <i>et al<\/i>.: \u201cSampling circuits that break the kT\/C thermal noise limit,\u201d IEEE J. Solid-State Circuits <b>49<\/b> (2014) 1694 (DOI: 10.1109\/JSSC.2014.2320465).","DOI":"10.1109\/JSSC.2014.2320465"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Liu, <i>et al<\/i>.: \u201c16.5 A 13b 0.005\u2006mm<sup>2<\/sup> 40\u2006MS\/s SAR ADC with kT\/C noise cancellation,\u201d ISSCC Dig. Tech. Papers (2020) 258 (DOI: 10.1109\/ISSCC19947.2020.9063156).","DOI":"10.1109\/ISSCC19947.2020.9063156"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] H. Zhuang, <i>et al<\/i>.: \u201cA fully-dynamic kT\/C-noise-canceled SAR ADC with trimming-free dynamic amplifier,\u201d IEEE Custom Integrated Circuits Conference (2023) (DOI: 10.1109\/CICC57935.2023.10121326).","DOI":"10.1109\/CICC57935.2023.10121326"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] J. Won, <i>et al<\/i>.: \u201cA 13b 40\u2006MS\/s SAR ADC with robust kT\/C noise cancellation using a feedback auxiliary amplifier,\u201d IEEE European Solid-State Electronics Research Conference (2024) 369 (DOI: 10.1109\/ESSERC62670.2024.10719571).","DOI":"10.1109\/ESSERC62670.2024.10719571"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] M. Zhan, <i>et al<\/i>.: \u201cA 0.004\u2006mm<sup>2<\/sup> 200\u2006MS\/S pipelined SAR ADC with kT\/C noise cancellation and robust ring-amp,\u201d ISSCC Dig. Tech. Papers (2022) 164 (DOI: 10.1109\/ISSCC42614.2022.9731599).","DOI":"10.1109\/ISSCC42614.2022.9731599"},{"key":"22","doi-asserted-by":"crossref","unstructured":"[22] H.-Y. Tai, <i>et al<\/i>.: \u201c11.2 A 0.85\u2006fJ\/conversion-step 10b 200\u2006kS\/s subranging SAR ADC in 40\u2006nm CMOS,\u201d ISSCC Dig. Tech. Papers (2014) 196 (DOI: 10.1109\/ISSCC.2014.6757397).","DOI":"10.1109\/ISSCC.2014.6757397"},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] J. Lin, <i>et al<\/i>.: \u201cA 15.5\u2006dB, wide signal swing, dynamic amplifier using a common-mode voltage detection technique,\u201d IEEE International Symposium of Circuits and Systems (2011) 21 (DOI: 10.1109\/ISCAS.2011.5937491).","DOI":"10.1109\/ISCAS.2011.5937491"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] M. Ni, <i>et al<\/i>.: \u201cA 13-bit 312.5-MS\/s pipelined SAR ADC with open-loop integrator-based residue amplifier and gain-stabilized integration time generation,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>29<\/b> (2021) 1416 (DOI: 10.1109\/TVLSI.2021.3078689).","DOI":"10.1109\/TVLSI.2021.3078689"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] M. Zhang, <i>et al<\/i>.: \u201cA 79.5\u2006dB-SNDR pipelined-SAR ADC with a linearity-shifting 32\u00d7 dynamic amplifier and mounted-over-die bypass capacitors,\u201d IEEE Symposium on VLSI Circuits (2023) (DOI: 10.23919\/VLSITechnologyandCir57934.2023.10185416).","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185416"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] Y. Cao, <i>et al<\/i>.: \u201cA 91.0-dB SFDR single-coarse dual-fine pipelined-SAR ADC with split-based background calibration in 28-nm CMOS,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 641 (DOI: 10.1109\/TCSI.2020.3037295).","DOI":"10.1109\/TCSI.2020.3037295"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] L. Fang, <i>et al<\/i>.: \u201cA 12-b 1-GS\/s 61-dB SNDR pipelined-SAR ADC with inverter-based residual amplifier and tunable harmonic-injecting cross-coupled-pair for distortion cancelation achieving 6.3\u2006fJ\/conv-step,\u201d IEEE Solid-State Circuits Lett. <b>5<\/b> (2022) 194 (DOI: 10.1109\/LSSC.2022.3193851).","DOI":"10.1109\/LSSC.2022.3193851"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Y. Cao, <i>et al<\/i>.: \u201cA single-channel 12-b 2-GS\/s PVT-robust pipelined ADC with sturdy ring amplifier and time-domain quantizer,\u201d IEEE J. Solid-State Circuits <b>60<\/b> (2024) 443 (DOI: 10.1109\/JSSC.2024.3408468).","DOI":"10.1109\/JSSC.2024.3408468"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] X. Guo, <i>et al<\/i>.: \u201cA calibration-free 13b 625\u2006MS\/s tri-state pipelined-SAR ADC with PVT-insensitive inverter-based residue amplifier,\u201d IEEE Custom Integrated Circuits Conference (2022) (DOI: 10.1109\/CICC53496.2022.9772874).","DOI":"10.1109\/CICC53496.2022.9772874"},{"key":"30","doi-asserted-by":"crossref","unstructured":"[30] A. Ismail and I. Mostafa: \u201cA process-tolerant, low-voltage, inverter-based OTA for continuous-time \u03a3-\u0394 ADC,\u201d IEEE Trans. Very Large Scale Integr. (VLSI) Syst. <b>24<\/b> (2016) 2911 (DOI: 10.1109\/TVLSI.2016.2525786).","DOI":"10.1109\/TVLSI.2016.2525786"},{"key":"31","doi-asserted-by":"crossref","unstructured":"[31] L. Fang, <i>et al<\/i>.: \u201cA 12-bit 1\u2006GS\/s RF sampling pipeline-SAR ADC with harmonic injecting cross-coupled pair achieving 7.5\u2006fj\/Conv-Step,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>69<\/b> (2022) 3225 (DOI: 10.1109\/TCSI.2022.3169508).","DOI":"10.1109\/TCSI.2022.3169508"},{"key":"32","doi-asserted-by":"crossref","unstructured":"[32] T. Sepke, <i>et al<\/i>.: \u201cNoise analysis for comparator-based circuits,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>56<\/b> (2008) 541 (DOI: 10.1109\/TCSI.2008.2002547).","DOI":"10.1109\/TCSI.2008.2002547"},{"key":"33","doi-asserted-by":"crossref","unstructured":"[33] S. Song, <i>et al<\/i>.: \u201cA 150-MS\/s fully dynamic SAR-assisted pipeline ADC using a floating ring amplifier and gain-enhancing miller negative-C,\u201d IEEE Symposium on VLSI Circuits (2023) (DOI: 10.23919\/VLSITechnologyandCir57934.2023.10185377).","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185377"}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/3\/23_22.20250586\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T03:54:47Z","timestamp":1771041287000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/3\/23_22.20250586\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,10]]},"references-count":33,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250586","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2,10]]},"article-number":"22.20250586"}}