{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T15:18:28Z","timestamp":1771687108561,"version":"3.50.1"},"reference-count":31,"publisher":"Institute of Electronics, Information and Communications Engineers (IEICE)","issue":"3","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEICE Electron. Express"],"published-print":{"date-parts":[[2026,2,10]]},"DOI":"10.1587\/elex.22.20250597","type":"journal-article","created":{"date-parts":[[2025,11,30]],"date-time":"2025-11-30T22:08:27Z","timestamp":1764540507000},"page":"20250597-20250597","source":"Crossref","is-referenced-by-count":1,"title":["Analysis and design for type-II double-sampling phase-locked loops"],"prefix":"10.1587","volume":"23","author":[{"given":"Longbiao","family":"Wang","sequence":"first","affiliation":[{"name":"College of Biomedical Engineering, Fudan University"},{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ming","family":"Che","sequence":"additional","affiliation":[{"name":"College of Biomedical Engineering, Fudan University"},{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Peng","family":"Chen","sequence":"additional","affiliation":[{"name":"School of Electrical and Electronic Engineering, University College Dublin"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Menglian","family":"Zhao","sequence":"additional","affiliation":[{"name":"School of micro-nano Electronic, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaopeng","family":"Yu","sequence":"additional","affiliation":[{"name":"School of micro-nano Electronic, Zhejiang University"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiongchuan","family":"Huang","sequence":"additional","affiliation":[{"name":"College of Biomedical Engineering, Fudan University"},{"name":"State Key Laboratory of Integrated Chips and Systems, Fudan University"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"532","reference":[{"key":"1","doi-asserted-by":"crossref","unstructured":"[1] L. Kong and B. Razavi: \u201cA 2.4\u2006GHz 4\u2006mW integer-N inductorless RF synthesizer,\u201d IEEE J. Solid-State Circuits <b>51<\/b> (2016) 626 (DOI: 10.1109\/JSSC.2015.2511157).","DOI":"10.1109\/JSSC.2015.2511157"},{"key":"2","doi-asserted-by":"crossref","unstructured":"[2] L. Kong and B. Razavi: \u201cA 2.4-GHz 6.4-mW fractional-N inductorless RF synthesizer,\u201d IEEE J. Solid-State Circuits <b>52<\/b> (2017) 2117 (DOI: 10.1109\/JSSC.2017.2686838).","DOI":"10.1109\/JSSC.2017.2686838"},{"key":"3","doi-asserted-by":"crossref","unstructured":"[3] F. Gardner: \u201cCharge-pump phase-lock loops,\u201d IEEE Trans. Commun. <b>28<\/b> (1980) 1849 (DOI: 10.1109\/TCOM.1980.1094619).","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"4","doi-asserted-by":"crossref","unstructured":"[4] Z. Zhang: \u201cCMOS analog and mixed-signal phase-locked loops: an overview,\u201d J. Semicond. <b>41<\/b> (2020) 111402 (DOI: 10.1088\/1674-4926\/41\/11\/111402).","DOI":"10.1088\/1674-4926\/41\/11\/111402"},{"key":"5","doi-asserted-by":"crossref","unstructured":"[5] Z. Zhang, <i>et al.<\/i>: \u201cA 20.8-23.2\u2006GHz sub-sampling PLL with transformer-coupled VCO feedback loop achieving -47.05\u2006dBc reference spur and -245.9\u2006dB FOM in 40\u2006nm CMOS technology,\u201d IEICE Electron. Express <b>20<\/b> (2023) 20230385 (DOI: 10.1587\/elex.20.20230385).","DOI":"10.1587\/elex.20.20230385"},{"key":"6","doi-asserted-by":"crossref","unstructured":"[6] W. Wang, <i>et al.<\/i>: \u201cA low jitter and low reference spur 5\u2006GHz PLL with quadrature charge-sampling PD in 28\u2006nm CMOS process,\u201d IEICE Electron. Express <b>21<\/b> (2024) 20210078 (DOI: 10.1587\/elex.21.20240375).","DOI":"10.1587\/elex.21.20240375"},{"key":"7","doi-asserted-by":"crossref","unstructured":"[7] Y. Li, <i>et al.<\/i>: \u201cA 103\u2006fs RMS jitter calibration-free gain-boosting quadrature oversampling PLL utilizing an isolated reference sampling phase detector,\u201d IEICE Electron. Express <b>22<\/b> (2025) 22.20250242 (DOI: 10.1587\/elex.22.20250242).","DOI":"10.1587\/elex.22.20250242"},{"key":"8","doi-asserted-by":"crossref","unstructured":"[8] G. Urakawa, <i>et al.<\/i>: \u201cA noise-canceling charge pump for area efficient PLL design,\u201d IEICE Trans. Electron. <b>E104-C<\/b> (2021) 625 (DOI: 10.1587\/transele.2020CTP0004).","DOI":"10.1587\/transele.2020CTP0004"},{"key":"9","doi-asserted-by":"crossref","unstructured":"[9] J. Sharma and H. Krishnaswamy: \u201cA 2.4-GHz reference-sampling phase-locked loop that simultaneously achieves low-noise and low-spur performance,\u201d IEEE J. Solid-State Circuits <b>54<\/b> (2019) 1407 (DOI: 10.1109\/JSSC.2018.2889690).","DOI":"10.1109\/JSSC.2018.2889690"},{"key":"10","doi-asserted-by":"crossref","unstructured":"[10] S. LEE, <i>et al.<\/i>: \u201cA 0.6-V 41.3-GHz power-scalable sub-sampling PLL in 55-nm CMOS DDC,\u201d IEICE Trans. Electron. <b>E106-C<\/b> (2023) 533 (DOI: 10.1587\/transele.2022CTS0001).","DOI":"10.1587\/transele.2022CTS0001"},{"key":"11","doi-asserted-by":"crossref","unstructured":"[11] Y. Zhao, <i>et al.<\/i>: \u201cA 20-GHz PLL with 20.9-fs random jitter,\u201d IEEE J. Solid-State Circuits <b>58<\/b> (2023) 1597 (DOI: 10.1109\/JSSC.2022.3225105).","DOI":"10.1109\/JSSC.2022.3225105"},{"key":"12","doi-asserted-by":"crossref","unstructured":"[12] Z. Yang, <i>et al.<\/i>: \u201cA calibration-free, reference-buffer-free, type-I narrow-pulse-sampling PLL with -78.7-dBc REF spur, -128.1-dBc\/Hz absolute in-band PN and -254-dB FOM,\u201d IEEE Solid-State Circuits Lett. <b>3<\/b> (2020) 494 (DOI: 10.1109\/LSSC.2020.3031901).","DOI":"10.1109\/LSSC.2020.3031901"},{"key":"13","doi-asserted-by":"crossref","unstructured":"[13] Y. Zhao and B. Razavi: \u201cA 19-GHz PLL with 20.3-fs jitter,\u201d VLSI (2021) 1 (DOI: 10.23919\/VLSICircuits52068.2021.9492419).","DOI":"10.23919\/VLSICircuits52068.2021.9492419"},{"key":"14","doi-asserted-by":"crossref","unstructured":"[14] H. Ren, <i>et al.<\/i>: \u201cA 6-GHz 78-fs<sub>RMS<\/sub> double-sampling PLL with low-ripple bootstrapped DSPD and retimer-less MMD achieving -92-dBc reference spur and -258-dB FOM,\u201d IEEE Microw. Wireless Technnol. Lett. <b>34<\/b> (2024) 548 (DOI: 10.1109\/LMWT.2024.3377117).","DOI":"10.1109\/LMWT.2024.3377117"},{"key":"15","doi-asserted-by":"crossref","unstructured":"[15] Z. Yang, <i>et al.<\/i>: \u201cA reference-sampling PLL with low-ripple double-sampling PD achieving -80-dBc reference spur and -259-dB FoM with 12-pF input load,\u201d VLSI (2023) 1 (DOI: 10.23919\/VLSITechnologyandCir57934.2023.10185259).","DOI":"10.23919\/VLSITechnologyandCir57934.2023.10185259"},{"key":"16","doi-asserted-by":"crossref","unstructured":"[16] B. Razavi: \u201cJitter-power trade-offs in PLLs,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>68<\/b> (2021) 1381 (DOI: 10.1109\/TCSI.2021.3057580).","DOI":"10.1109\/TCSI.2021.3057580"},{"key":"17","doi-asserted-by":"crossref","unstructured":"[17] Y. Huang, <i>et al.<\/i>: \u201cUniversal stability criterion for type-I sampling phase-locked loops,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>70<\/b> (2023) 1351 (DOI: 10.1109\/TCSII.2022.3231536).","DOI":"10.1109\/TCSII.2022.3231536"},{"key":"18","doi-asserted-by":"crossref","unstructured":"[18] J. Abdekhoda and R. Sarvari: \u201cA closed-form transfer function for sample and hold master slave sampling filter,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 3159 (DOI: 10.1109\/TCSII.2022.3162665).","DOI":"10.1109\/TCSII.2022.3162665"},{"key":"19","doi-asserted-by":"crossref","unstructured":"[19] D. Buffeteau, <i>et al.<\/i>: \u201cVCO verilog AMS model for fast simulation in VCO-based ADC,\u201d PATMOS (2018) 19 (DOI: 10.1109\/PATMOS.2018.8463999).","DOI":"10.1109\/PATMOS.2018.8463999"},{"key":"20","doi-asserted-by":"crossref","unstructured":"[20] R.B. Staszewski, <i>et al.<\/i>: \u201cEvent-driven simulation and modeling of phase noise of an RF oscillator,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>52<\/b> (2005) 723 (DOI: 10.1109\/TCSI.2005.844236).","DOI":"10.1109\/TCSI.2005.844236"},{"key":"21","doi-asserted-by":"crossref","unstructured":"[21] T.C. Weigandt, <i>et al.<\/i>: \u201cAnalysis of timing jitter in CMOS ring oscillators,\u201d ISCAS (1994) 27 (DOI: 10.1109\/ISCAS.1994.409188).","DOI":"10.1109\/ISCAS.1994.409188"},{"key":"22","unstructured":"[22] K. Kundert: \u201cPredicting the phase noise and jitter of PLL-based frequency synthesizers,\u201d The Designer\u2019s Guide Community (2002) http:\/\/www.designers-guide.org."},{"key":"23","doi-asserted-by":"crossref","unstructured":"[23] H. Xu and A.A. Abidi: \u201cDesign methodology for phase-locked loops using binary (bang-bang) phase detectors,\u201d IEEE Trans. Circuits Syst. I, Reg. Papers <b>64<\/b> (2017) 1637 (DOI: 10.1109\/TCSI.2017.2679683).","DOI":"10.1109\/TCSI.2017.2679683"},{"key":"24","doi-asserted-by":"crossref","unstructured":"[24] B. Razavi: <i>Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level<\/i> (Cambridge Univ. Press, New York, 2020) 34 (DOI: 10.1017\/9781108626200).","DOI":"10.1017\/9781108626200"},{"key":"25","doi-asserted-by":"crossref","unstructured":"[25] X. Chen, <i>et al.<\/i>: \u201cZ-domain modeling methodology for homodyne digital optical phase-locked loop,\u201d IEICE Electron. Express <b>18<\/b> (2021) 20210078 (DOI: 10.1587\/elex.18.20210078).","DOI":"10.1587\/elex.18.20210078"},{"key":"26","doi-asserted-by":"crossref","unstructured":"[26] M. Maurice, <i>et al.<\/i>: \u201cIncreasing the modeling accuracy of an analog PLL device executed with an event-driven simulator,\u201d IEEE Access <b>11<\/b> (2023) 79721 (DOI: 10.1109\/ACCESS.2023.3299227).","DOI":"10.1109\/ACCESS.2023.3299227"},{"key":"27","doi-asserted-by":"crossref","unstructured":"[27] Y. Hu, <i>et al.<\/i>: \u201cMultirate timestamp modeling for ultralow-jitter frequency synthesis: a tutorial,\u201d IEEE Trans. Circuits Syst. II, Exp. Briefs <b>69<\/b> (2022) 3030 (DOI: 10.1109\/TCSII.2022.3171498).","DOI":"10.1109\/TCSII.2022.3171498"},{"key":"28","doi-asserted-by":"crossref","unstructured":"[28] Z. Cai, <i>et al.<\/i>: \u201cOn-chip long-term jitter measurement for PLL based on undersampling technique,\u201d IEICE Electron. Express <b>10<\/b> (2013) 20130887 (DOI: 10.1587\/elex.10.20130887).","DOI":"10.1587\/elex.10.20130887"},{"key":"29","doi-asserted-by":"crossref","unstructured":"[29] W.A. Gardner: \u201cIntroduction to random processes with applications to signals and systems,\u201d Automatica <b>24<\/b> (1988) 721 (DOI: 10.1016\/0005-1098(88)90124-0).","DOI":"10.1016\/0005-1098(88)90124-0"},{"key":"30","unstructured":"[30] G. Grimmett and D. Stirzaker: <i>Probability and Random Processes<\/i> (Oxford Univ. Press, New York, 2020) 405 (DOI: 10.1093\/oso\/9780198572237.001.0001)."},{"key":"31","unstructured":"[31] P.E. Allen and D.R. Holberg: <i>CMOS Analog Circuit Design<\/i> (Oxford Univ. Press, New York, 1987) 407."}],"container-title":["IEICE Electronics Express"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/3\/23_22.20250597\/_pdf","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T03:54:29Z","timestamp":1771041269000},"score":1,"resource":{"primary":{"URL":"https:\/\/www.jstage.jst.go.jp\/article\/elex\/23\/3\/23_22.20250597\/_article"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,2,10]]},"references-count":31,"journal-issue":{"issue":"3","published-print":{"date-parts":[[2026]]}},"URL":"https:\/\/doi.org\/10.1587\/elex.22.20250597","relation":{},"ISSN":["1349-2543"],"issn-type":[{"value":"1349-2543","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,2,10]]},"article-number":"22.20250597"}}